- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376965 > DS2165 16/24/32kbps ADPCM Processor PDF資料下載
參數(shù)資料
| 型號： | DS2165 |
| 英文描述： | 16/24/32kbps ADPCM Processor |
| 中文描述： | 16/24/32kbps ADPCM處理器 |
| 文件頁數(shù)： | 12/17頁 |
| 文件大?。?/td> | 336K |
| 代理商： | DS2165 |
DS2165Q
12 of 17
TIME SLOT RESTRICTIONS
Under certain conditions, the DS2165Q does contain some restrictions on the output time slots that are
available. These restrictions are covered in detail in a separate application note. No restrictions occur if
the DS2165Q is operated in the hardware mode.
INPUT TO OUTPUT DELAY
With all three compressions algorithms, the total delay, from the time the PCM data sample is captured
by the DS2165Q to the time it is output, is always less than 375 s. The exact delay is determined by the
input and output time slots selected for each channel.
CHANNEL ASSOCIATED SIGNALING
The DS2165Q supports Channel Associated Signaling (CAS) through its ability to automatically change
from the 32kbps compression algorithm to the 24kbps algorithm. If the DS2165Q is configured to
perform the 32kbps algorithm, then in both the hardware and software mode it senses the frame sync
inputs (FSX and FSY) for a double-wide frame-sync pulse. Whenever the DS2165Q receives a double-
wide pulse, it automatically switches from the 32kbps algorithm to the 24kbps algorithm. Switching to
the 24kbps algorithm allows the user to insert signaling data into the LSB bit position of the ADPCM
output because this bit does not contain any useful speech information.
ON-THE-FLY ALGORITHM SELECTION
In the software mode, the user can switch between the three available algorithms on-the-fly. That is, the
DS2165Q does not need to be reset or stopped to make the change from one algorithm to another. The
DS2165Q reads the control register before it starts to process each PCM or ADPCM sample. If the user
wishes to switch algorithms, then the control register must be updated by the serial port before the first
input sample to be processed with the new algorithm arrives at either XIN or YIN. The PCM and
ACPCM outputs tri-state during register updates.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2172T | Bit Error Rate Tester BERT |
| DS2172TN | Bit Error Rate Tester BERT |
| DS2172 | Bit Error Rate Tester BERT |
| DS2174DK | Enhanced Bit Error-Rate Tester Design Kit |
| DS2175S | PCM， Other/Special/Miscellaneous |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2165-DS2165Q | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:16/24/32kbps ADPCM Processor |
| DS2165N | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS2165Q | 功能描述:音頻 DSP 16/24/32kbps ADPCM Processor RoHS:否 制造商:Texas Instruments 工作電源電壓: 電源電流: 工作溫度范圍: 安裝風(fēng)格: 封裝 / 箱體: 封裝:Tube |
| DS2165Q/T&R | 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR, 16/24/32KB PLCC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC PROC ADPCM 16/24/32K 28-PLCC 制造商:Maxim Integrated Products 功能描述:Audio DSPs 16/24/32kbps ADPCM Processor |
| DS2165Q/T&R+ | 制造商:Maxim Integrated Products 功能描述:ADPCM PROCESSOR 32KBPS PLCC T&R LF - Tape and Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。