參數(shù)資料
型號(hào): DS2186
廠商: Maxim Integrated Products
文件頁(yè)數(shù): 5/11頁(yè)
文件大?。?/td> 0K
描述: IC TRANSMIT LINE INTERFACE 20DIP
標(biāo)準(zhǔn)包裝: 18
類型: 線路驅(qū)動(dòng)器,發(fā)射器
驅(qū)動(dòng)器/接收器數(shù): 1/0
規(guī)程: T1/CEPT
電源電壓: 4.75 V ~ 5.25 V
安裝類型: 通孔
封裝/外殼: 20-DIP(0.300",7.62mm)
供應(yīng)商設(shè)備封裝: 20-PDIP
包裝: 管件
DS2186
022798 3/11
PIN DESCRIPTION Table 1
PIN
SYMBOL
TYPE
DESCRIPTION
1
TAIS
I
Transmit Alarm Indication Signal. When high, output data is
forced to all ones at the TCLK (LB=0) or LCLK (LB=1) rate.
2
ZCSEN
I
Zero Code Suppression Enable. When high, B8ZS or HDB3
encoder enabled.
3
TCLKSEL
I
Transmit Clock Select. Tie to VSS for 1.544 MHz (T1) applica-
tions, to VDD for 2.048 MHz (CEPT) applications.
4
5
6
LEN0
LEN1
LEN2
I
Length Select 0, 1 and 2. State determines output T1 waveform
shape and characteristics.
7
VDD
Positive Supply. 5.0 volts.
8
9
TTIP,
TRING
O
Transmit Tip and Ring. Line driver outputs; connect to transmit
line transformer.
10
VSS
Signal Ground. 0.0 volts.
11
LF
O
Line Fault. Open collector active low output. Held low during an
output driver fault and/or failure; tri–stated otherwise.
12
13
MRING,
MTIP
I
Monitor Tip and Ring. Normally connected to TTIP and TRING.
Sense inputs for line fault detection circuitry.
14
LB
I
Loopback. When high, input data is sampled at LPOS and LNEG
on falling edges of LCLK; when low, input data is sampled at TPOS
and TNEG on falling TCLK.
15
16
TNEG,
TPOS
I
Transmit Data. Sampled on falling edges of TCLK when LB=0.
17
TCLK
I
Transmit Clock. 1.544 MHz or 2.048 MHz primary data clock.
18
19
LNEG,
LPOS
I
Loopback Data. Sampled on falling edges of LCLK when LB=1.
20
LCLK
I
Loopback Clock. 1.544 MHz or 2.048 MHz loopback data clock.
INPUT DATA MODES
Input data is sampled on the falling edge of TCLK or
LCLK and can be bipolar (dual rail) or unipolar (single
rail, NRZ). TPOS, TNEG and TCLK are the data and
clock inputs when LB=0, LPOS, LNEG and LCLK when
LB=1. TPOS and TNEG (LPOS and LNEG) must be tied
together in NRZ applications.
ZERO CODE SUPPRESSION MODES
Transmitted data is treated transparently (no zero code
suppression) when ZCSEN=0. HDB3 code words re-
place any all–zero nibble when ZCSEN=1 and
TCLKSEL=1. B8ZS code words replace any incoming
all–zero byte when ZCSEN=1 and TCLKSEL=0.
ALARM INDICATION SIGNAL
When TAIS is set, an all ones code is continuously
transmitted at the TCLK rate (LB=0) or the LCLK rate
(LB=1).
WAVE SHAPING
The device supports T1 short loop (DSX–1; 0 to 655
feet), T1 long loop (CSU; 0 dB, –7.5 dB and –15 dB) and
CEPT (CCITT G.703) pulse template requirements.
On–chip laser trimmed delay lines clocked by either
TCLK or LCLK control a precision digital–to–analog
converter to build the desired waveforms, which are
buffered differentially by the line drivers.
相關(guān)PDF資料
PDF描述
DS232AS IC TXRX DUAL RS-232 5V 16-SOIC
DS232AR-N IC TXRX DL RS-232 5V IND 16-SOIC
DS232A-N IC TXRX DUAL RS-232 5V IND 16DIP
DS232A IC TXRX DUAL RS-232 5V 16-DIP
DS2186S+ IC TRANSMIT LINE INTERFC 20SOIC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2186+ 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Transmit Line Interface RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2186N 制造商:未知廠家 制造商全稱:未知廠家 功能描述:CEPT/T1 Interface
DS2186S 功能描述:網(wǎng)絡(luò)控制器與處理器 IC RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流(最大值):595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray
DS2186S/T&R 制造商:Maxim Integrated Products 功能描述:TRANSMIT LINE INTERFACE SOIC TRL - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC TRANSMIT LINE INTERFC 20-SOIC
DS2186S/T&R 功能描述:IC TRANSMIT LINE INTERFC 20-SOIC RoHS:否 類別:集成電路 (IC) >> 接口 - 驅(qū)動(dòng)器,接收器,收發(fā)器 系列:- 產(chǎn)品培訓(xùn)模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program 標(biāo)準(zhǔn)包裝:25 系列:- 類型:收發(fā)器 驅(qū)動(dòng)器/接收器數(shù):2/2 規(guī)程:RS232 電源電壓:4.5 V ~ 5.5 V 安裝類型:通孔 封裝/外殼:16-DIP(0.300",7.62mm) 供應(yīng)商設(shè)備封裝:16-PDIP 包裝:管件