參數(shù)資料
型號: DS2401P+
廠商: Maxim Integrated Products
文件頁數(shù): 7/11頁
文件大?。?/td> 0K
描述: IC SILICON SERIAL NUMBER 6-TSOC
產(chǎn)品培訓模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 120
類型: 硅序列號
應用: PCB,網(wǎng)絡節(jié)點,設備識別/注冊
安裝類型: 表面貼裝
封裝/外殼: 6-LSOJ
供應商設備封裝: 6-TSOC
包裝: 管件
產(chǎn)品目錄頁面: 1429 (CN2011-ZH PDF)
DS2401
1-Wire SIGNALING
The DS2401 requires a strict protocol to ensure data integrity. The protocol consists of four types of
signaling on one line: reset sequence with Reset Pulse and Presence Pulse, write 0, write 1, and read data.
All these signals except Presence Pulse are initiated by the bus master.
The initialization sequence required to begin any communication with the DS2401 is shown in Figure 5.
A reset pulse followed by a Presence Pulse indicates the DS2401 is ready to send or receive data given
the correct ROM command.
The bus master transmits (TX ) a reset pulse (tRSTL , minimum 480s). The bus master then releases the
line and goes into receive mode (RX). The 1-Wire bus is pulled to a high state via the 5k pullup resistor.
After detecting the rising edge on the data pin, the DS2401 waits (tPDH, 15-60s) and then transmits the
Presence Pulse (tPDL, 60-240s). The 1-Wire bus requires a pullup resistor range of 1.5k to 5k,
depending on bus load characteristics.
READ/WRITE TIME SLOTS
The definitions of write and read time slots are illustrated in Figure 6. All time slots are initiated by the
master driving the data line low. The falling edge of the data line synchronizes the DS2401 to the master
by triggering a delay circuit in the DS2401. During write time slots, the delay circuit determines when the
DS2401 will sample the data line. For a read data time slot, if a “0” is to be transmitted, the delay circuit
determines how long the DS2401 will hold the data line low overriding the “1” generated by the master.
If the data bit is a 1, the DS2401 will leave the read data time slot unchanged.
相關(guān)PDF資料
PDF描述
LFEC10E-3FN256C IC FPGA 10.2KLUTS 195I/O 256-BGA
LFXP6E-3Q208I IC FPGA 5.8KLUTS 142I/O 208-PQFP
LFXP6C-4Q208C IC FPGA 5.8KLUTS 142I/O 208-PQFP
ABM43DRKI CONN EDGECARD 86POS DIP .156 SLD
EMC49DRTI-S734 CONN EDGECARD 98POS DIP .100 SLD
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS2401P/T&R 制造商:Maxim Integrated Products 功能描述:SER#, TSOC-TRL (GENERIC) - Tape and Reel
DS2401P+ 功能描述:序列號注冊 Silicon Serial Number RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度: 電源電壓-最大: 電源電壓-最小: 最大工作溫度: 最小工作溫度: 安裝風格: 封裝 / 箱體:
DS2401P+T&R 制造商:Maxim Integrated Products 功能描述: 制造商:Maxim Integrated Products 功能描述:SILICON SERL NUMBER 6PIN TSOC - Tape and Reel 制造商:Maxim Integrated Products 功能描述:SER#, TSOC-TRL (GENERIC) LEAD FREE 制造商:Maxim Integrated Products 功能描述:IC SILICON SERIAL NUMBER 6-TSOC 制造商:Maxim Integrated Products 功能描述:Serial Number Registration Silicon Serial Number 制造商:Maxim Integrated Products 功能描述:Silicon Serial Number TSOC6 T/R
DS2401P+T&R 功能描述:序列號注冊 Silicon Serial Number RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度: 電源電壓-最大: 電源電壓-最小: 最大工作溫度: 最小工作溫度: 安裝風格: 封裝 / 箱體:
DS2401PT 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Silicon Serial Number Unique, Factory-Lasered and Tested 64-Bit