- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄4594 > DS2411R+T&R (Maxim Integrated Products)IC SILICON SERIAL NUMBER SOT-23 PDF資料下載
參數(shù)資料
| 型號： | DS2411R+T&R |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 2/12頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC SILICON SERIAL NUMBER SOT-23 |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 1 |
| 類型： | 硅序列號 |
| 應(yīng)用： | PCB，網(wǎng)絡(luò)節(jié)點(diǎn)，設(shè)備識別/注冊 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | TO-236-3，SC-59，SOT-23-3 |
| 供應(yīng)商設(shè)備封裝： | SOT-23-3 |
| 包裝： | 標(biāo)準(zhǔn)包裝 |
| 產(chǎn)品目錄頁面： | 1429 (CN2011-ZH PDF) |
| 其它名稱： | DS2411R+DKR |
DS2411
10 of 12
Slave to Master
A read-data time slot begins like a write-one time slot. The voltage on the data line must remain below
VTLMIN until the read low time tRL is expired. During the tRL window, when responding with a 0, the
DS2411 will start pulling the data line low; its internal timing generator determines when this pull-down
ends and the voltage starts rising again. When responding with a 1, the DS2411 will not hold the data line
low at all, and the voltage starts rising as soon as tRL is over.
The sum of tRL + δ (rise rime) on one side and the internal timing generator of the DS2411 on the other
side define the master sampling window (tMSRMIN to tMSRMAX) in which the master must perform a read
from the data line. For most reliable communication, tRL should be as short as permissible and the master
should read close to but no later than tMSRMAX. After reading from the data line, the master must wait until
tSLOT is expired. This guarantees sufficient recovery time tREC for the DS2411 to get ready for the next
time slot.
Improved Network Behavior
In a 1-Wire environment, line termination is possible only during transients controlled by the bus master
(1-Wire driver). 1-Wire networks therefore are susceptible to noise of various origins. Depending on the
physical size and topology of the network, reflections from end points and branch points can add up or
cancel each other to some extent. Such reflections are visible as glitches or ringing on the 1-Wire
communication line. A glitch during the rising edge of a time slot can cause a slave device to lose
synchronization with the master and, as a consequence, result in a search ROM command coming to a
dead end. For better performance in network applications, the DS2411 uses a new 1-Wire front end,
which makes it less sensitive to noise and also reduces the magnitude of noise injected by the slave
device itself.
The 1-Wire front end of the DS2411 differs from traditional slave devices in four characteristics.
1) The falling edge of the presence pulse has a controlled slew rate. This provides a better match to the
line impedance than a digitally switched transistor, converting the high frequency ringing known from
traditional devices into a smoother low-bandwidth transition. The slew rate control is specified by the
parameter tFPD, which has different values for standard and Overdrive speed.
2) There is additional low-pass filtering in the circuit that detects the falling edge at the beginning of a
time slot. This reduces the sensitivity to high-frequency noise. As a consequence, the duration of the
setup time tSU at standard speed is larger than with traditional devices. This additional filtering does
not apply at Overdrive speed.
3) There is a hysteresis at the low-to-high switching threshold VTH. If a negative glitch crosses VTH but
doesn’t go below VTH - VHY, it will not be recognized (Figure 8, Case A). The hysteresis is effective
at any 1-Wire speed.
4) There is a time window specified by the rising edge hold-off time tREH during which glitches will be
ignored, even if they extend below VTH - VHY threshold (Figure 8, Case B, tGL < tREH). Deep voltage
droops or glitches that appear late after crossing the VTH threshold and extend beyond the tREH
window cannot be filtered out and will be taken as beginning of a new time slot (Figure 8, Case C, tGL
≥
tREH). The duration of the hold-off time is independent of the 1-Wire speed.
Only devices which have the parameters tFPD, VHY and tREH specified in their electrical characteristics use
the improved 1-Wire front end.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| NBSG16VSMNG | IC RCVR/DRIVER SIGE DIFF 16QFN |
| NBSG16MNG | IC RCVR/DVR RSECL SIGE DF 16QFN |
| NBSG16MMNG | IC RCVR/DVR RSECL SIGE DF 16QFN |
| LFXP3E-5T100C | IC FPGA 3.1KLUTS 62I/O 100-TQFP |
| LFXP3E-5TN100C | IC FPGA 3.1KLUTS 62I/O 100-TQFP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2411R-U | 制造商:Rochester Electronics LLC 功能描述: 制造商:Maxim Integrated Products 功能描述: |
| DS2411X | 功能描述:序列號注冊 Silicon Serial Number w/Vcc Input RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度: 電源電壓-最大: 電源電壓-最小: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| DS2411X#U | 功能描述:序列號注冊 Silicon Serial Number w/Vcc Input RoHS:否 制造商:Maxim Integrated 數(shù)據(jù)總線寬度: 電源電壓-最大: 電源電壓-最小: 最大工作溫度: 最小工作溫度: 安裝風(fēng)格: 封裝 / 箱體: |
| DS2413 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:1-Wire Dual Channel Addressable Switch |
| DS2413_08 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:1-Wire Dual Channel Addressable Switch |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。