- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376968 > DS2417X 1-Wire Time Chip With Interrupt PDF資料下載
參數(shù)資料
| 型號： | DS2417X |
| 英文描述： | 1-Wire Time Chip With Interrupt |
| 中文描述： | 1 - Wire時鐘芯片，帶有中斷 |
| 文件頁數(shù)： | 7/15頁 |
| 文件大?。?/td> | 260K |
| 代理商： | DS2417X |
DS2417
7 of 15
HARDWARE CONFIGURATION
Figure 6
BUS MASTER
RX
TX
Open Drain
Port Pin
5 μA
Typ.
DS2417 1-WIRE PORT
RX = RECEIVE
TX = TRANSMIT
VPUP
DATA
RX
TX
MOSFET
100
5 k
Typ.
1-WIRE BUS SYSTEM
The 1-Wire bus is a system, which has a single bus master and one or more slaves. In all instances the
DS2417 is a slave device. The bus master is typically a microcontroller. The discussion of this bus
system is broken down into three topics: hardware configuration, transaction sequence, and 1-Wire
signaling (signal types and timing). A 1-Wire protocol defines bus transactions in terms of the bus state
during specified time slots that are initiated on the falling edge of sync pulses from the bus master. For a
more detailed protocol description, refer to Chapter 4 of the Book of DS19xx iButton Standards.
HARDWARE CONFIGURATION
The 1-Wire bus has only a single line by definition; it is important that each device on the bus be able to
drive it at the appropriate time. To facilitate this, each device attached to the 1-Wire bus must have open
drain or 3-state outputs. The 1-Wire input of the DS2417 is open drain with an internal circuit equivalent
to that shown in Figure 6. A multidrop bus consists of a 1-Wire bus with multiple slaves attached. The
1-Wire bus has a maximum data rate of 16.3k bits per second and requires a pullup resistor of approxi-
mately 5k
.
The idle state for the 1-Wire bus is high. If for any reason a transaction needs to be suspended, the bus
MUST be left in the idle state if the transaction is to resume. If this does not occur and the bus is left low
for more than 120
μ
s, one or more of the devices on the bus may be reset. Since the DS2417 gets all its
energy for operation through its V
DD
pin it will NOT perform a power-on reset if the 1-Wire bus is low
for an extended time period.
TRANSACTION SEQUENCE
The protocol for accessing the DS2417 via the 1-Wire port is as follows:
§
Initialization
§
ROM Function Command
§
Clock Function Command
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS2417 | 1-Wire Time Chip With Interrupt |
| DS2417P | 1-Wire Time Chip With Interrupt |
| DS2417V | 1-Wire Time Chip With Interrupt |
| DS2423 | 4kbit 1-Wire RAM with Counter |
| DS2423P | 4kbit 1-Wire RAM with Counter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS2417X/T&R | 制造商:Maxim Integrated Products 功能描述:IC TIMECHIP W/INTRPT 1WIRE CSP |
| DS2417X/T&R | 功能描述:IC TIMECHIP W/INTRPT 1WIRE CSP RoHS:否 類別:集成電路 (IC) >> 時鐘/計時 - 實時時鐘 系列:- 產(chǎn)品培訓模塊:Obsolescence Mitigation Program 標準包裝:1 系列:- 類型:時鐘/日歷 特點:警報器，閏年，SRAM 存儲容量:- 時間格式:HH:MM:SS（12/24 小時） 數(shù)據(jù)格式:YY-MM-DD-dd 接口:SPI 電源電壓:2 V ~ 5.5 V 電壓 - 電源，電池:- 工作溫度:-40°C ~ 85°C 安裝類型:表面貼裝 封裝/外殼:8-WDFN 裸露焊盤 供應商設備封裝:8-TDFN EP 包裝:管件 |
| DS2421FP000 | 制造商:Thomas & Betts 功能描述:200A,CON,3P4W,MG,421,3P440V |
| DS2421FR000 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,3P440V |
| DS2421FRA00 | 制造商:Thomas & Betts 功能描述:200A,REC,3P4W,MG,421,AGL,3P440V |
發(fā)布緊急采購，3分鐘左右您將得到回復。