參數(shù)資料
型號: DS26334GN+
廠商: Maxim Integrated Products
文件頁數(shù): 88/121頁
文件大?。?/td> 0K
描述: IC INTERFACE LINE 16CH 256-CSBGA
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 40
類型: 線路接口裝置(LIU)
驅(qū)動(dòng)器/接收器數(shù): 16/16
規(guī)程: IEEE 1149.1
電源電壓: 3.135 V ~ 3.465 V
安裝類型: 表面貼裝
封裝/外殼: 256-LBGA,CSBGA
供應(yīng)商設(shè)備封裝: 256-CSBGA(17x17)
包裝: 托盤
DS26334 3.3V, 16-Channel, E1/T1/J1 Short/Long-Haul Line Interface Unit
69 of 121
Register Name:
MC
Register Description:
Master Clock Select Register
Register Address:
06h
Bit #
7
6
5
4
3
2
1
0
Name
PCLKI1
PCLKI0
TECLKE
CLKAE
MPS1
MPS0
FREQS
PLLE
Default
0
Bits 7 and 6: PLL Clock Input [1:0] (PCLKI[1:0]). These bits select the input into to the PLL.
00: MCLK is used.
01: RCLK1 to 8 is used based on the selection in register
10: RCLK9 to 16 is used based on the selection in register CCR.
11: Reserved.
Bit 5: T1/E1 Clock Enable (TECLKE). When this bit is set the TECLK output is enabled. If not set TECLK will be
disabled and the TECLK output is a LOS output. TECLK requires PLLE to be set for correct functionality.
Bit 4: Clock A Enable (CLKAE). When this bit is set the CLKA output is enabled. If not set CLKA will be disabled
and the CLKA output is a LOS output. CLKA requires PLLE to be set for correct functionality.
Bits 3 and 2: Master Period Select [1:0] (MPS[1:0]). These bits MPS[1:0] selects the external MCLK frequency
for the DS26334. See Table 6-15 for details. This register when written to will also controller functionality of
Channels 9 to 16.
Bit 1: Frequency Select (FREQS). In conjunction with MPS[1:0] selects the external MCLK frequency for the
DS26334. If this bit is set the external Master clock can be 1.544MHz or multiple thereof. If not set the external
master clock can be 2.048MHz or multiple thereof. See Table 6-15 for details. This register when written to will also
controller functionality of Channels 9 to 16.
Bit 0: Phase Lock Loop Enable (PLLE). When this bit is set the phase lock loop is enabled. If not set MCLK will
be the applied input clock.
Table 6-15. DS26334 MCLK Selections
PLLE
MPS1, MPS0
MCLK,
MHz ±50ppm
FREQS
MODE
0
xx
1.544
x
T1
0
xx
2.048
x
E1
1
00
1.544
1
T1/J1 or E1
1
01
3.088
1
T1/J1 or E1
1
10
6.176
1
T1/J1 or E1
1
11
12.352
1
T1/J1 or E1
1
00
2.048
0
T1/J1 or E1
1
01
4.096
0
T1/J1 or E1
1
10
8.192
0
T1/J1 or E1
1
11
16.384
0
T1/J1 or E1
相關(guān)PDF資料
PDF描述
DS26401N+ IC OCTAL FRAMER T1/E1/J1 256-BGA
DS26504LNB2+ IC T1/E1/J1 64KCC ELEMENT 64LQFP
DS26514G+ IC TXRX T1/E1/J1 4PORT 256-CSBGA
DS26518NB1+ IC TXRX T1/E1/J1 8PORT 256-CSBGA
DS26519GN+ IC TXRX T1/E1/J1 16PRT 484-HSBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
DS26334GN+ 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26334GNA2 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26334GNA2+ 功能描述:電信集成電路 RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26334GNA3 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray
DS26334GNA3+ 功能描述:電信集成電路 3.3V E1/T1/J1 16Ch Short/Long Haul LIU RoHS:否 制造商:STMicroelectronics 類型:Telecom IC - Various 工作電源電壓:4.75 V to 5.25 V 電源電流: 工作溫度范圍:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PQFP-100 封裝:Tray