DS26528 Octal T1/E1/J1 Transceiver
20 of 276
NAME
PIN
TYPE
FUNCTION
TRANSMIT FRAMER
TSER1
F6
TSER2
E7
TSER3
R4
TSER4
N7
TSER5
M10
TSER6
L11
TSER7
F10
TSER8
D12
I
Transmit NRZ Serial Data. These pins are sampled on the falling edge of TCLK
when the transmit-side elastic store is disabled. These pins are sampled on the
falling edge of TSYSCLK when the transmit-side elastic store is enabled.
In IBO mode, data for multiple framers can be used in high-speed multiplexed
scheme. This is described in Section
8.8.2. The table there presents the
combination of framer data for each of the streams.
TSYSCLK is used as a reference when IBO is invoked.
TCLK1
C5
TCLK2
D7
TCLK3
P5
TCLK4
L8
TCLK5
L10
TCLK6
N11
TCLK7
E10
TCLK8
B13
I
Transmit Clock. A 1.544MHz or a 2.048MHz primary clock. Used to clock data
through the transmit side of the transceiver. TSER data is sampled on the falling
edge of TCLK. TCLK is used to sample TSER when the elastic store is not enabled
or IBO is not used. When the elastic store is enabled, TCLKn is used as the
internal transmit clock for the framer side or the elastic store including the transmit
framer and LIU. With the elastic store enabled, TCLKn can be either synchronous
or asynchronous to TSYSCLKn, which either prevents or allows for slips. In
addition, when IBO mode is enabled, TCLKn must be synchronous to TSYSCLKn,
which prevents slips in the elastic store.
Note: This clock must be provided for proper device operation. The only exception
is when the TCR3 register is configured to source TCLK internally from RCLK.
TSYSCLK
P13
I
Transmit System Clock. 1.544MHz, 2.048MHz, 4.096MHz, 8.192MHz, or
16.384MHz clock. Only used when the transmit-side elastic store function is
enabled. Should be tied low in applications that do not use the transmit-side elastic
store. This is a common clock that is used for all eight transmitters. The clock can
be 4.096MHz, 8.912MHz, or 16.384MHz when IBO mode is used.
TSYNC1
B4
TSYNC2
F7
TSYNC3
M6
TSYNC4
M7
TSYNC5
N10
TSYNC6
T12
TSYNC7
B11
TSYNC8
A13
I/O
Transmit Synchronization. A pulse at these pins establishes either frame or
multiframe boundaries for the transmit side. These signals can also be
programmed to output either a frame or multiframe pulse. If these pins are set to
output pulses at frame boundaries, they can also be set to output double-wide
pulses at signaling frames in T1 mode. The operation of these signals is
synchronous with TCLK.
TSSYNCIO
N13
I/O
Transmit System Synchronization In. Only used when the transmit-side elastic
store is enabled. A pulse at this pin establishes either frame or multiframe
boundaries for the transmit side. Note that if the elastic store is enabled, frame or
multiframe boundary will be established for all eight transmitters. Should be tied
low in applications that do not use the transmit-side elastic store. The operation of
this signal is synchronous with TSYSCLK.
Transmit System Synchronization Out. If configured as an output, an 8kHz
pulse synchronous to the BPCLK will be generated. This pulse in combination with
BPCLK can be used as an IBO master. The BPCLK can be sourced to RSYSCLK,
TSYSCLK, and TSSYNCIO as a source to RSYNC, and TSSYNCIO of DS26528
or RSYNC and TSSYNC of other Dallas Semiconductor parts.
TSIG1
D5
TSIG2
A6
TSIG3
T4
TSIG4
R6
TSIG5
T10
TSIG6
R12
TSIG7
A11
TSIG8
C13
I
Transmit Signaling. When enabled, this input samples signaling bits for insertion
into outgoing PCM data stream. Sampled on the falling edge of TCLK when the
transmit-side elastic store is disabled. Sampled on the falling edge of TSYSCLK
when the transmit-side elastic store is enabled. In IBO mode, the TSIG streams
can run up to 16.384MHz.