- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10492 > DS3150Q+ (Maxim Integrated Products)IC LIU T3/E3/STS-1 28-PLCC PDF資料下載
參數(shù)資料
| 型號： | DS3150Q+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 10/28頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU T3/E3/STS-1 28-PLCC |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 37 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動器/接收器數(shù)： | 1/1 |
| 規(guī)程： | DS3 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 28-LCC（J 形引線） |
| 供應(yīng)商設(shè)備封裝： | 28-PLCC（11.51x11.51） |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 1429 (CN2011-ZH PDF) |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁
DS3150
18 of 28
NAME
TYPE
FUNCTION
PRBS
O3
(Note 3)
PRBS Detector. The PRBS pin reports the status of the PRBS detector. The PRBS
detector constantly searches for either a 215 - 1 (DS3 or STS-1) or 223 - 1 (E3)
pseudorandom bit sequence. When the PRBS detector is out of synchronization, the
PRBS pin is driven high. When the detector synchronizes to an incoming PRBS pattern,
the PRBS pin is driven low and then pulses high, synchronous with RCLK, for each bit
error detected. See Figure 1-6 and Figure 1-7 for more details. If EFE = 0, the PRBS pin
is tri-stated. The PRBS pin is only available in the TQFP package type.
RCLK
O
Receive Clock. The recovered clock is output on the RCLK pin. The recovered data is
updated at the RPOS/RNRZ and RNEG/RLCV outputs on either the falling edge of
RCLK (ICE = 0 or 1) or the rising edge of RCLK (ICE = FLOAT). During loss of
signal (
LOS = 0), the RCLK output signal is derived from the device’s master clock.
RMON
I3
(Note 2)
Receive Monitor Mode. RMON determines whether or not the receiver’s preamp is
enabled to provide flat to the incoming signal before it is processed by the equalizer.
This feature should be enabled when the device is being used to monitor signals that
have been resistively attenuated by a monitor jack.
This input also controls the jitter attenuator (Table 2-C).
0 = disable the monitor preamp, disable the jitter attenuator in the receive path
1 = enable the monitor preamp, disable the jitter attenuator in the receive path
Float = disable the monitor preamp, enable the jitter attenuator in the receive path
RNEG/
RLCV
O
Receive Negative Data or Receive Line Code Violation. When the B3ZS/HDB3
decoder is disabled (
ZCSE = 1), RNEG pulses high to indicate reception of a negative
AMI pulse. When the B3ZS/HDB3 decoder is enabled (
ZCSE = 0), the NRZ data
stream is output on RNRZ while RLCV is pulsed high for one RCLK period whenever
the decoder sees a line coding violation. RNEG/RLCV is updated either on the rising
edge of RCLK (ICE = Float) or the falling edge of RCLK (ICE = 0 or 1).
RPOS/
RNRZ
O
Receive Positive Data or Receive NRZ Data. When the B3ZS/HDB3 decoder is
disabled (
ZCSE = 1), RPOS pulses high to indicate reception of a positive AMI pulse.
When the B3ZS/HDB3 decoder is enabled (
ZCSE = 0), the NRZ data stream is output
on RNRZ while RLCV is pulsed high whenever the decoder sees a line coding
violation. RPOS/RNRZ is updated either on the rising edge of RCLK (ICE = Float) or
the falling edge of RCLK (ICE = 0 or 1).
RX+,
RX-
I
Receive Analog Inputs. These differential AMI inputs are coupled to the inbound 75
W
coaxial cable through a 1:2 step-up transformer (Figure 1-2).
TCLK
I
Transmit Clock. A DS3 (44.736MHz), E3 (34.368MHz), or STS-1 (51.840MHz) clock
should be applied to the TCLK pin. Data to be transmitted is clocked into the device at
TPOS/TNRZ and TNEG either on the rising edge of TCLK (ICE = 0) or the falling
edge of TCLK (ICE = 1 or FLOAT). The duty cycle on TCLK is not restricted as long
TDS0
I3
(Note 2)
Transmit Data Select Bit 0. If EFE = 1, TDS0, TDS1 and TESS select the source of
the transmit data (Table 2-B). If EFE = 0, TDS0 is ignored.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1301BEUP+ | IC ADC 16BIT SER 4CH LP 20TSSOP |
| VE-B0V-MX-F3 | CONVERTER MOD DC/DC 5.8V 75W |
| MS3101A18-8P | CONN RCPT 8POS FREE HNG W/PINS |
| MAX144AEUA+ | IC ADC 12BIT 108KSPS 8-UMAX |
| VE-B0T-MX-F2 | CONVERTER MOD DC/DC 6.5V 75W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3150Q+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3150Q+T&R | 制造商:Maxim Integrated Products 功能描述:T3/E3/STS-1 LIU 28P PLCC T/R LF - Rail/Tube 制造商:Maxim Integrated Products 功能描述:IC LIU DS3/E3/STS-1 28-PLCC 制造商:Maxim Integrated Products 功能描述:Network Controller & Processor ICs 3.3V DS3/E3/STS-1 Line Interface Unit |
| DS3150Q+T&R | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3150QC1+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3150QN | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC 3.3V DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。