- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9752 > DS3252+ (Maxim Integrated Products)IC LIU DS3/E3/STS-1 144-CSBGA PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3252+ |
| 廠商： | Maxim Integrated Products |
| 文件頁(yè)數(shù)： | 5/71頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC LIU DS3/E3/STS-1 144-CSBGA |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 160 |
| 類型： | 線路接口裝置（LIU） |
| 驅(qū)動(dòng)器/接收器數(shù)： | 2/2 |
| 規(guī)程： | IEEE 1149.1 |
| 電源電壓： | 3.135 V ~ 3.465 V |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 144-BGA，CSPBGA |
| 供應(yīng)商設(shè)備封裝： | 144-TECSBGA（13x13） |
| 包裝： | 托盤 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)當(dāng)前第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)
DS3251/DS3252/DS3253/DS3254
13 of 71
Table 6-E. Parallel Bus Mode Pin Descriptions
Note: These pins are active in parallel bus mode.
NAME
FUNCTION
MOT
I
Motorola-Style Parallel CPU Interface
0 = Parallel CPU interface is Intel-style
1 = Parallel CPU interface is Motorola-style
ALE
I
Address Latch Enable. This signal controls a latch on the A[3:0] inputs. For a nonmultiplexed parallel
CPU interface, ALE is wired high to make the latch transparent. For a multiplexed parallel CPU
interface, the falling edge of ALE latches the address.
CS
I
Chip Select (Active Low).
CS must be asserted to read or write internal registers.
WR / R/W
I
Write Enable (Active Low) or Read/Write Select. For the Intel-style parallel CPU interface (MOT =
0),
WR is asserted to write internal registers. For the Motorola-style parallel CPU interface (MOT = 1),
R/
W determines the type of bus transaction, with R/W = 1 indicating a read and R/W = 0 indicating a
write.
RD / DS
I
Read Enable (Active Low) or Data Strobe (Active Low). For the Intel-style parallel CPU interface
(MOT = 0),
RD is asserted to read internal registers. For the Motorola-style parallel CPU interface
(MOT = 1), the rising edge of
DS writes data to internal registers.
A[5:0]
I
Address Bus. These inputs specify the address of the internal register to be accessed. A5 is not
present on the DS3252. A5 and A4 are not present on the DS3251.
D[7:0]
I/O
Data Bus. These bidirectional lines are inputs during writes to internal registers and outputs during
reads.
INT
O
Interrupt Output (Active Low, Open Drain). This pin is forced low in response to one or more
unmasked, active interrupt sources within the device.
INT remains low until the interrupt is serviced or
masked.
Table 6-F. SPI Bus Mode Pin Descriptions
Note: These pins are active in SPI bus mode.
NAME
FUNCTION
MOT
,
RD, WR
I
Wire these pins low to enable SPI bus mode.
ALE
I
Wire this pin high when using SPI bus mode.
CS
I
Chip Select (Active Low).
CS must be asserted to read or write internal registers.
SCLK
I
Serial Clock for SPI Interface. SCLK is always driven by the SPI bus master.
SDI
I
Serial Data Input for SPI Interface. The SPI bus master transmits data to the device on this pin.
SDO
O
Serial Data Output for SPI Interface
The device transmits data to the SPI bus master on this pin.
CPHA
I
SPI Clock Phase
0 = data is latched on the leading edge of the SCLK pulse
1 = data is latched on the trailing edge of the SCLK pulse
CPOL
I
SPI Clock Polarity
0 = SCLK is normally low and pulses high during bus transactions
1 = SCLK is normally high and pulses low during bus transactions
INT
O
Interrupt Output (Active Low, Open Drain). This pin is forced low in response to one or more
unmasked, active interrupt sources within the device.
INT remains low until the interrupt is serviced or
masked.
Note 1:
PIN TYPES
I = input pin
IPU = input pin with internal 10k pullup
O = output pin
O3 = output pin that can be tri-stated
P = power-supply pin
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1230ACEG+ | IC ADC 12BIT 300KSPS 24-QSOP |
| VI-25F-IU-F3 | CONVERTER MOD DC/DC 72V 200W |
| VI-25F-IU-F2 | CONVERTER MOD DC/DC 72V 200W |
| VI-25F-IU-F1 | CONVERTER MOD DC/DC 72V 200W |
| V375C48M150BL2 | CONVERTER MOD DC/DC 48V 150W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3252+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Dual DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3252A3 | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Dual DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3252N | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Dual DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3252N+ | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Dual DS3/E3/STS-1 Line Interface Unit RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
| DS3252NA3 | 制造商:Maxim Integrated Products 功能描述:DS3252N REV A3 - Rail/Tube |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。