- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄1916 > DS3901E+ (Maxim Integrated Products)IC RESIST VAR TRPL 14TSSOP PDF資料下載
參數(shù)資料
| 型號(hào)： | DS3901E+ |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 9/20頁 |
| 文件大小： | 0K |
| 描述： | IC RESIST VAR TRPL 14TSSOP |
| 產(chǎn)品培訓(xùn)模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標(biāo)準(zhǔn)包裝： | 96 |
| 接片： | 256 |
| 電阻（歐姆）： | 20k，30k，50k |
| 電路數(shù)： | 3 |
| 溫度系數(shù)： | 標(biāo)準(zhǔn)值 50 ppm/°C |
| 存儲(chǔ)器類型： | 非易失 |
| 接口： | I²C（設(shè)備位址） |
| 電源電壓： | 2.4 V ~ 5.5 V |
| 工作溫度： | -40°C ~ 95°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-TSSOP（0.173"，4.40mm 寬） |
| 供應(yīng)商設(shè)備封裝： | 14-TSSOP |
| 包裝： | 管件 |
DS3901
Triple, 8-Bit NV Variable Resistor
with Dual Settings and User EEPROM
____________________________________________________________________
17
SDA
SCL
tHD:STA
tLOW
tHIGH
tR
tF
tHD:DAT
tSU:DAT
REPEATED
START
tSU:STA
tHD:STA
tSU:STO
tSP
STOP
START
tBUF
NOTE: TIMING IS REFERENCE TO VIL(MAX) AND VIH(MIN).
Figure 1. I2C Timing Diagram
I2C Serial Interface Description
I2C Definitions
The following terminology is commonly used to describe
I2C data transfers.
Master Device: The master device controls the slave
devices on the bus. The master device generates SCL
clock pulses and START and STOP conditions.
Slave Devices: Slave devices send and receive data
at the master’s request.
Bus Idle or Not Busy: Time between STOP and START
conditions when both SDA and SCL are inactive and
their logic-high states. When the bus is idle it often initi-
ates a low-power mode for slave devices.
START Condition: A START condition is generated by
the master to initiate a new data transfer with a slave.
Transitioning SDA from high to low while SCL remains
high generates a START condition. See the timing dia-
gram for applicable timing.
STOP Condition: A STOP condition is generated by
the master to end a data transfer with a slave.
Transitioning SDA from low to high while SCL remains
high generates a STOP condition. See the timing dia-
gram for applicable timing.
Repeated START Condition: The master can use a
repeated START condition at the end of one data trans-
fer to indicate that it immediately initiates a new data
transfer following the current one. Repeated STARTS
are commonly used during read operations to identify a
specific memory address to begin a data transfer. A
repeated START condition is issued identically to a nor-
mal START condition. See the timing diagram for
applicable timing.
Bit Write: Transitions of SDA must occur during the low
state of SCL. The data on SDA must remain valid and
unchanged during the entire high pulse of SCL plus the
setup and hold-time requirements (see Figure 1). Data is
shifted into the device during the rising edge of the SCL.
Bit Read: At the end of a write operation, the master
must release the SDA bus line for the proper amount of
setup time (see Figure 1) before the next rising edge of
SCL during a bit read. The device shifts out each bit of
data on SDA at the falling edge of the previous SCL
pulse and the data bit is valid at the rising edge of the
current SCL pulse. Remember that the master gener-
ates all SCL clock pulses including when it is reading
bits from the slave.
Acknowledgement (ACK and NACK): An Acknowl-
edgement (ACK) or Not Acknowledge (NACK) is
always the 9th bit transmitted during a byte transfer.
The device receiving data (the master during a read or
the slave during a write operation) performs an ACK by
transmitting a zero during the 9th bit. A device per-
forms a NACK by transmitting a one during the 9th bit.
Timing (Figure 1) for the ACK and NACK is identical to
all other bit writes. An ACK is the acknowledgment that
the device is properly receiving data. A NACK is used
to terminate a read sequence or as an indication that
the device is not receiving data.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DS3902U-530+T&R | IC DIGITAL RESISTER EEPROM 8USOP |
| DS3903E-020/T&R | IC POT NV TRIPLE 128POS 20-TSSOP |
| DS3905U-020 | IC POT NV TRIPLE 128POS 10-USOP |
| DS3906U+T&R | IC RESIST VAR TRPL 10USOP |
| DS3908N+T&R | IC POT DUAL DIGITAL 14-TDFN |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS3901E+ | 功能描述:數(shù)字電位計(jì) IC Tri 8Bit NV Variable w/Dual Stgs & EEPROM RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS3901E+T&R | 制造商:Maxim Integrated Products 功能描述:TRIPLE VAR RES W/ DUAL SET LF T&R - Tape and Reel 制造商:Maxim Integrated Products 功能描述:IC RESIST VAR TRPL 14TSSOP |
| DS3901E+T&R | 功能描述:數(shù)字電位計(jì) IC Tri 8Bit NV Variable w/Dual Stgs & EEPROM RoHS:否 制造商:Maxim Integrated 電阻:200 Ohms 溫度系數(shù):35 PPM / C 容差:25 % POT 數(shù)量:Dual 每 POT 分接頭:256 弧刷存儲(chǔ)器:Volatile 緩沖刷: 數(shù)字接口:Serial (3-Wire, SPI) 描述/功能:Dual Volatile Low Voltage Linear Taper Digital Potentiometer 工作電源電壓:1.7 V to 5.5 V 電源電流:27 uA 最大工作溫度:+ 125 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFN-16 封裝:Reel |
| DS3902 | 制造商:MAXIM 制造商全稱:Maxim Integrated Products 功能描述:Dual, NV, Variable Resistors with User EEPROM |
| DS3902425 | 制造商:MAJOR 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。