- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄8541 > DS4402N+T&R/C (Maxim Integrated Products)IC DAC 2CH I2C ADJ 14-TDFN PDF資料下載
參數(shù)資料
| 型號： | DS4402N+T&R/C |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 6/9頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 2CH I2C ADJ 14-TDFN |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 位數(shù)： | 5 |
| 數(shù)據(jù)接口： | I²C，串行 |
| 轉(zhuǎn)換器數(shù)目： | 2 |
| 電壓電源： | 單電源 |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 14-WFDFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 14-TDFN-EP（3x3） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | * |
| 其它名稱： | 90-4402N+TRC |
DS4402/DS4404
Memory Organization
To control the DS4402/DS4404’s current sources, write
to the memory addresses listed in Table 2.
The format of each output control register is given by:
Where:
Example: IFS0 = 800A, and register F8h is written to a
value of 92h. Calculate the value of external resistance
required, and the magnitude of the output current with
this register setting.
RFS = (VREF / 800A) x (31 / 4) = 11.9k
Ω
The MSB of the output register is 1, so the output is
sourcing the value corresponding to position 12h (18
decimal). The magnitude of the output current is equal to:
800A x (18 / 31) = 465A
I2C Serial Interface Description
I2C Definitions
The following terminology is commonly used to describe
I2C data transfers:
Master Device: The master device controls the slave
devices on the bus. The master device generates SCL
clock pulses, START and STOP conditions.
Slave Devices: Slave devices send and receive data
at the master’s request.
Bus Idle or Not Busy: Time between STOP and START
conditions when both SDA and SCL are inactive and in
their logic-high states. When the bus is idle it often initi-
ates a low-power mode for slave devices.
START Condition: A START condition is generated by
the master to initiate a new data transfer with a slave.
Transitioning SDA from high to low while SCL remains
high generates a START condition. See Figure 3 for
applicable timing.
STOP Condition: A STOP condition is generated by the
master to end a data transfer with a slave. Transitioning
SDA from low to high while SCL remains high generates
a STOP condition. See Figure 3 for applicable timing.
Repeated START Condition: The master can use a
repeated START condition at the end of one data trans-
fer to indicate that it will immediately initiate a new data
transfer following the current one. Repeated STARTs are
commonly used during read operations to identify a spe-
cific memory address to begin a data transfer. A repeat-
ed START condition is issued identically to a normal
START condition. See Figure 3 for applicable timing.
Bit Write: Transitions of SDA must occur during the low
state of SCL. The data on SDA must remain valid and
unchanged during the entire high pulse of SCL, plus the
setup and hold time requirements (Figure 3). Data is
shifted into the device during the rising edge of the SCL.
Bit Read: At the end of a write operation, the master
must release the SDA bus line for the proper amount of
setup time (Figure 3) before the next rising edge of SCL
during a bit read. The device shifts out each bit of data
on SDA at the falling edge of the previous SCL pulse
and the data bit is valid at the rising edge of the current
SCL pulse. Remember that the master generates all
SCL clock pulses, including when it is reading bits from
the slave.
Two/Four-Channel, I2C Adjustable Current DAC
6
______________________________________________________________________
MSB
LSB
SXX
D4
D3
D2
D1
D0
BIT
NAME
FUNCTION
POWER-ON
DEFAULT
S
Sign Bit
Determines if DAC sources
or sinks current. For sink
S = 0, for source S = 1.
0b
X
Reserved
Reserved. Both bits read
zero.
00b
DX
Data
5-Bit Data Word Controlling
DAC Output. Setting 00000b
outputs zero current
regardless of the state of the
sign bit.
00000b
Table 2. Memory Addresses
MEMORY ADDRESS
(HEXADECIMAL)
CURRENT SOURCE
F8h
OUT0
F9h
OUT1
FAh*
OUT2*
FBh*
OUT3*
*Only for DS4404.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VE-J1W-MW-S | CONVERTER MOD DC/DC 5.5V 100W |
| DS4422N+T&R | IC DAC 7BIT 2CH 5.5V 14-TDFN |
| VE-J1V-MW-S | CONVERTER MOD DC/DC 5.8V 100W |
| DS4422N+ | IC DAC 7BIT 2CH 5.5V 14-TDFN |
| VE-J10-MW-S | CONVERTER MOD DC/DC 5V 100W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DS4402U+ | 制造商:Maxim Integrated Products 功能描述:- Rail/Tube |
| DS4402U+T&R | 制造商:Maxim Integrated Products 功能描述:- Tape and Reel |
| DS4404 | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Two/Four-Channel, I2C Adjustable Current DAC |
| DS44049 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SAFETY ISOLATING TRANSFORMER |
| DS4404FP000 | 制造商:Thomas & Betts 功能描述:400A,CON,3P4W,MG,404,3P480V |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。