![](http://datasheet.mmic.net.cn/Renesas-Electronics-America/DS72612RP80FPV_datasheet_97110/DS72612RP80FPV_28.png)
Page xxviii of xxxii
R01UH0025EJ0300 Rev. 3.00
Sep 24, 2010
22.4
Operation ........................................................................................................................ 1022
22.4.1
Single Mode.................................................................................................... 1022
22.4.2
Multi Mode ..................................................................................................... 1025
22.4.3
Scan Mode ...................................................................................................... 1027
22.4.4
A/D Converter Activation by External Trigger, MTU2, or TMR................... 1030
22.4.5
Input Sampling and A/D Conversion Time .................................................... 1030
22.4.6
External Trigger Input Timing........................................................................ 1032
22.5
Interrupt Sources and DMAC Transfer Request............................................................. 1033
22.6
Definitions of A/D Conversion Accuracy....................................................................... 1033
22.7
Usage Notes .................................................................................................................... 1035
22.7.1
Module Standby Mode Setting ....................................................................... 1035
22.7.2
Setting Analog Input Voltage ......................................................................... 1035
22.7.3
Notes on Board Design ................................................................................... 1035
22.7.4
Processing of Analog Input Pins..................................................................... 1036
22.7.5
Permissible Signal Source Impedance ............................................................ 1037
22.7.6
Influences on Absolute Precision.................................................................... 1038
22.7.7
Note on Usage in Scan Mode and Multi Mode............................................... 1038
Section 23 D/A Converter (DAC) ................................................................... 1039
23.1
Features........................................................................................................................... 1039
23.2
Input/Output Pins............................................................................................................ 1040
23.3
Register Descriptions ...................................................................................................... 1040
23.3.1
D/A Data Registers 0 and 1 (DADR0 and DADR1)....................................... 1041
23.3.2
D/A Control Register (DACR) ....................................................................... 1041
23.4
Operation ........................................................................................................................ 1043
23.5
Usage Notes .................................................................................................................... 1044
23.5.1
Module Standby Mode Setting ....................................................................... 1044
23.5.2
D/A Output Hold Function in Software Standby Mode.................................. 1044
23.5.3
D/A Conversion and D/A Output in Deep Standby Mode.............................. 1044
23.5.4
Setting Analog Input Voltage ......................................................................... 1044
Section 24 I/O Ports......................................................................................... 1045
24.1
Port A.............................................................................................................................. 1045
24.1.1
Register Configuration.................................................................................... 1046
24.1.2
Port A Data Registers H and L (PADRH and PADRL).................................. 1046
24.1.3
Port A Port Registers H and L (PAPRH and PAPRL).................................... 1048
24.2
Port B .............................................................................................................................. 1049
24.2.1
Register Configuration.................................................................................... 1050
24.2.2
Port B Data Registers H and L (PBDRH and PBDRL) .................................. 1050
24.2.3
Port B Port Registers H and L (PBPRH and PBPRL)..................................... 1052