
Functional Description
SHIFT REGISTER OPERATION
Refer to block diagram Figure 1 while LOAD ENABLE is
low, data is entered into the shift register on the rising edge
of the clock. The first data bit entered is stored in position
Y
0, the last data bit entered is stored in position
Y
33. A
high voltage level applied to the LOAD ENABLE input trans-
fers the data from the shift register to the data latch. The
data is presented to the output drivers through a 33 x 33
matrix. This matrix determines shift register output designa-
tion. The DS8187 has 34 shift register positions, 33 data
latches, and 33 output drivers.
AUTO LOAD MODE
In this mode, the DATA OUT pin is connected to the LOAD
ENABLE pin. The data word consists of 34 bits including a
leading start bit(logic 1). On the positive-going-edge of the
34th clock (LOAD ENABLE goes High), data is transferred
to the data latches and the shift register is cleared.
DIRECT LOAD MODE
In this mode the DATA OUT pin is not connected to the
LOAD ENABLE pin. The LOAD ENABLE pin is controlled
directly by the user. When LOAD ENABLE goes High, the
contents of the shift register are latched, presented to the
output drivers through the 33 x 33 PLA matrix, and the shift
register is cleared.
DIMMING FUNCTION
When VK is Low, the BLANK IN/PWM OUT pin functions as
an input blanking signal. When BLANK IN/PWM is High, the
output duty cycle is 100%. The duty cycle of a user supplied
signal to this pin will determine the brightness of the output.
When VK is High, the duty cycle of the output drivers is
controlled by an analog voltage applied to the VD pin.
Table I indicates the duty cycle of the output drivers with
respect to the analog voltage applied to VD pin.
Connection Diagram
Dual-In-Line Package
TL/F/11220–1
Top View
Order Number DS8187N
See NS Package Number N48A
5