- 您現(xiàn)在的位置：買賣IC網 > PDF目錄3787 > DS89C430-ENL (Maxim Integrated Products)IC MCU FLASH 16KB 33MHZ 44-TQFP PDF資料下載
參數(shù)資料
| 型號： | DS89C430-ENL |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 22/46頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC MCU FLASH 16KB 33MHZ 44-TQFP |
| 產品培訓模塊： | Lead (SnPb) Finish for COTS |
| 產品變化通告： | Product Discontinuation 20/Feb/2012 |
| 標準包裝： | 160 |
| 系列： | 89C |
| 核心處理器： | 8051 |
| 芯體尺寸： | 8-位 |
| 速度： | 33MHz |
| 連通性： | EBI/EMI，SIO，UART/USART |
| 外圍設備： | 電源故障復位，WDT |
| 輸入/輸出數(shù)： | 32 |
| 程序存儲器容量： | 16KB（16K x 8） |
| 程序存儲器類型： | 閃存 |
| RAM 容量： | 1K x 8 |
| 電壓 - 電源 (Vcc/Vdd)： | 4.5 V ~ 5.5 V |
| 振蕩器型： | 外部 |
| 工作溫度： | -40°C ~ 85°C |
| 封裝/外殼： | 44-TQFP |
| 包裝： | 托盤 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁當前第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁
DS89C430/DS89C450 Ultra-High-Speed Flash Microcontrollers
29 of 46
Page Mode, External Memory Cycle
Page mode retains the basic circuitry requirement for an original 8051 external memory interface, but alters the
configuration of P0 and P2 for the purposes of address output and data I/O during external memory cycles.
Additionally, the functions of ALE and PSEN are altered to support this mode of operation.
Setting the PAGEE (ACON.7) bit to logic 1 enables page mode. Clearing the PAGEE bit to logic 0 disables the
page mode and the external bus structure defaults to the original 8051 expanded bus configuration (nonpage
mode). The DS89C430 supports page mode in two external bus structures. The logic value of the page-mode-
select bits in the ACON register determines the external bus structure and the basic memory cycle in number of
system clocks. Table 6 summarizes this option. The first three selections use the same bus structure but with
different memory cycle time. Setting the select bits to 11b selects another bus structure. Write access to the ACON
register requires a timed access.
Table 6. Page Mode Select
CLOCKS PER MEMORY CYCLE
PAGES1:PAGES0
PAGE-HIT
PAGE-MISS
EXTERNAL BUS STRUCTURE
00
1
2
P0: Primary data bus.
P2: Primary address bus, multiplexing both the upper byte and
lower byte of address.
01
2
4
P0: Primary data bus.
P2: Primary address bus, multiplexing both the upper byte and
lower byte of address.
10
4
8
P0: Primary data bus.
P2: Primary address bus, multiplexing both the upper byte and
lower byte of address.
11
2
4
P0: Lower address byte.
P2: The upper address byte is multiplexed with the data byte.
Note: This setting affects external code fetches only; accessing
the external data memory requires four clock cycles, regardless
of page hit or miss.
The first page mode’s (page mode 1) external bus structure uses P2 as the primary address bus, (multiplexing both
the most significant byte and least significant byte of the address for each external memory cycle) and P0 is used
as the primary data bus. During external code fetches, P0 is held in a high-impedance state by the processor. Op
codes are driven by the external memory onto P0 and latched at the end of the external fetch cycle at the rising
edge of PSEN. During external data read/write operations, P0 functions as the data I/O bus. It is held in a high-
impedance state for external reads from data memory and driven with data during external writes to data memory.
A page miss occurs when the most significant byte of the subsequent address is different from the last
address. The external memory machine cycle can be 2, 4, or 8 system clocks in length for a page miss.
A page hit occurs when the most significant byte of the subsequent address does not change from the last
address. The external memory machine cycle can be 1, 2, or 4 system clocks in length for a page hit.
During a page hit, P2 drives Addr [0–7] of the 16-bit address, while the most significant address byte is held in the
external address latches. PSEN, RD, and WR strobes accordingly for the appropriate operation on the P0 data bus.
There is no ALE assertion for page hits.
相關PDF資料 |
PDF描述 |
|---|---|
| MCF52221CAF66 | IC MCU 128K FLASH 66MHZ 100-LQFP |
| DS80C320-ECG/T&R | IC MCU HI SPEED 25MHZ 44-TQFP |
| DS87C530-ENL | IC MCU EPR/ROM W/RTC 33MZ 52TQFP |
| DS87C530-ECL | IC MCU EPR/ROM W/RTC 33MZ 52TQFP |
| 1061541021 | ADPT OPT MULTIMODE SC-ST BEIGE |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| DS89C430-ENL+ | 功能描述:8位微控制器 -MCU Ultra-High-Speed Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| DS89C430-MNG | 功能描述:8位微控制器 -MCU Ultra-High-Speed Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| DS89C430-MNG+ | 功能描述:8位微控制器 -MCU Ultra-High-Speed Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
| DS89C430MNL | 制造商:DALLAS 制造商全稱:Dallas Semiconductor 功能描述:Ultra-High-Speed Flash Microcontrollers |
| DS89C430-MNL | 功能描述:8位微控制器 -MCU Ultra-High-Speed Flash MCU RoHS:否 制造商:Silicon Labs 核心:8051 處理器系列:C8051F39x 數(shù)據(jù)總線寬度:8 bit 最大時鐘頻率:50 MHz 程序存儲器大小:16 KB 數(shù)據(jù) RAM 大小:1 KB 片上 ADC:Yes 工作電源電壓:1.8 V to 3.6 V 工作溫度范圍:- 40 C to + 105 C 封裝 / 箱體:QFN-20 安裝風格:SMD/SMT |
發(fā)布緊急采購，3分鐘左右您將得到回復。