- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄376997 > DSM2180F3V15T6 (意法半導(dǎo)體) DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply) PDF資料下載
參數(shù)資料
| 型號(hào)： | DSM2180F3V15T6 |
| 廠商： | 意法半導(dǎo)體 |
| 元件分類： | 數(shù)字信號(hào)處理 |
| 英文描述： | DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply) |
| 中文描述： | 帝斯曼（數(shù)字信號(hào)處理器系統(tǒng)內(nèi)存）模擬器件公司的ADSP - 218X系列（5V電源） |
| 文件頁數(shù)： | 40/63頁 |
| 文件大?。?/td> | 809K |
| 代理商： | DSM2180F3V15T6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁當(dāng)前第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁
DSM2180F3
40/63
PLD Power Management
The power and speed of the PLDs are controlled
by the Turbo bit (bit 3) in the PMMR0. By setting
the bit to 1, the Turbo mode is off and the PLDs
consume the specified stand-by current when the
inputs are not switching for an extended time of
70 ns. The propagation delay time is increased by
10 ns after the Turbo bit is set to 1 (turned off)
when the inputs change at a composite frequency
of less than 15 MHz. When the Turbo bit is reset to
0 (turned on), the PLDs run at full power and
speed. The Turbo bit affects the PLD’s DC power,
AC power, and propagation delay.
Blocking MCU control signals with the bits of the
PMMR registers can further reduce PLD AC power
consumption by lowering the effective composite
frequency of inputs to the PLDs.
Table 18. Power Management Mode Registers PMMR2
1
Note: 1. The bits of this register are cleared to zero following Power-up. Subsequent Reset (Reset) pulses do not clear the registers.
PSD Chip Select Input (CSI, PD2)
PD2 of Port D can be configured in PSDsoft Ex-
press as PSD Chip Select Input (
CSI
). When Low,
the signal selects and enables the internal Flash
memory and I/O blocks for Read or Write opera-
tions involving the device. A High on PSD Chip Se-
lect Input (
CSI
, PD2) disables the Flash memory
and reduces the device power consumption. How-
ever, the PLD and I/O signals remain operational
when PSD Chip Select Input (
CSI
, PD2) is High.
There may be a timing penalty when using PSD
Chip Select Input (
CSI
, PD2) depending on the
speed grade of the device that you are using. See
the timing parameter t
SLQV
in Table 31.
Input Clock.
The device provides the option to
block CLKIN (PD1) from reaching the PLDs to
save AC power consumption. CLKIN (PD1) is an
input to the PLD AND Array and the OMCs.
If CLKIN (PD1) is not being used as part of the
PLD logic equation, the clock should be blocked to
save AC power. CLKIN (PD1) is disconnected
from the PLD AND Array or the Macrocells block
by setting bits 4 or 5 to a 1 in PMMR0.
Input Control Signals.
The device provides the
option to block the input control signals (CNTL0,
CNTL1, CNTL2, PD0, and PC7) from reaching the
PLDs to save AC power consumption. These con-
trol signals are inputs to the PLD AND Array. If any
of these are not being used as part of the PLD log-
ic equation, these control signals should be dis-
abled to save AC power. They are disconnected
from the PLD AND Array by setting bits 2, 3, 4, 5,
and 6 to a 1 in the PMMR2 register. Note: CNTL0
and CNTL1 (DSP
WR
and DSP
RD
) are perma-
nently routed to the Flash memory array and can-
not be blocked from the array by the PMMR
registers (that’s why WR and RD signals do not
have to be specified in PSDsoft Express for Flash
memory segment chip-select equations for FS0 -
FS7). CNTL0 and CNTL1 are blocked from the
PLDs with PMMR registers bits when these sig-
nals are specifically used in logic equations speci-
fied in PSDsoft Express.
Bit 0
X
0
Not used, and should be set to zero.
Bit 1
X
0
Not used, and should be set to zero.
Bit 2
PLD Array
CNTL0
0 = on Cntl0 input to the PLD AND Array is passed onto PLDs.
1 = off Cntl0 input to PLD AND Array is blocked, saving power.
Bit 3
PLD Array
CNTL1
0 = on Cntl1 input to the PLD AND Array is passed onto PLDs.
1 = off Cntl1 input to PLD AND Array is blocked, saving power.
Bit 4
PLD Array
CNTL2
0 = on Cntl2 input to the PLD AND Array is passed onto PLDs.
1 = off Cntl2 input to PLD AND Array is blocked, saving power.
Bit 5
PLD Array
PD0
0 = on PD0 input to the PLD AND Array is passed onto PLDs.
1 = off PD0 input to PLD AND Array is blocked, saving power.
Bit 6
PLD Array
PC7
0 = on PC7 input to the PLD AND Array is passed onto PLDs.
1 = off PC7 input to PLD AND Array is blocked, saving power.
Bit 7
X
0
Not used, and should be set to zero.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSM2180F3V90K6 | DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply) |
| DSM2180F3V90T6 | DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (5V Supply) |
| DSM2190F4 | 16-bit fixed point DSP with Flash |
| DSM2190F4V | 16-bit fixed point DSP with Flash |
| DSM2190F4V-15K6 | 16-bit fixed point DSP with Flash |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSM2180F3V-15T6 | 功能描述:SPLD - 簡(jiǎn)單可編程邏輯器件 5.0V 8M 150ns RoHS:否 制造商:Texas Instruments 邏輯系列:TICPAL22V10Z 大電池?cái)?shù)量:10 最大工作頻率:66 MHz 延遲時(shí)間:25 ns 工作電源電壓:4.75 V to 5.25 V 電源電流:100 uA 最大工作溫度:+ 75 C 最小工作溫度:0 C 安裝風(fēng)格:Through Hole 封裝 / 箱體:DIP-24 |
| DSM2180F3V90K6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (3.3V Supply) |
| DSM2180F3V-90K6 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:ASIC |
| DSM2180F3V90T6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DSM (Digital Signal Processor System Memory) For Analog Devices ADSP-218X Family (3.3V Supply) |
| DSM2180F3V-90T6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:DSM (Digital Signal Processor System Memory) for analog devices ADSP-218X family (5 V supply) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。