- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377001 > DSP56F826E (飛思卡爾半導(dǎo)體(中國)有限公司) 16-bit Digital Signal Controllers PDF資料下載
參數(shù)資料
| 型號(hào)： | DSP56F826E |
| 廠商： | 飛思卡爾半導(dǎo)體(中國)有限公司 |
| 英文描述： | 16-bit Digital Signal Controllers |
| 中文描述： | 16位數(shù)字信號(hào)控制器 |
| 文件頁數(shù)： | 13/56頁 |
| 文件大?。?/td> | 700K |
| 代理商： | DSP56F826E |
Signals and Package Information
56F826 Technical Data, Rev. 14
Freescale Semiconductor
13
RD
26
Output
Read Enable
—RD is asserted during external memory read cycles. When RD is
asserted low, pins D0–D15 become inputs and an external device is enabled
onto the device data bus. When RD is deasserted high, the external data is
latched inside the device. When RD is asserted, it qualifies the A0–A15, PS, and
DS pins. RD can be connected directly to the OE pin of a Static RAM or ROM.
WR
27
Output
Write Enable
—WR is asserted during external memory write cycles. When WR
is asserted low, pins D0–D15 become outputs and the device puts data on the
bus. When WR is deasserted high, the external data is latched inside the
external device. When WR is asserted, it qualifies the A0–A15, PS, and DS pins.
WR can be connected directly to the WE pin of a Static RAM.
TA0
(GPIOF0)
91
Input/Output
Input/Output
TA0–3
—Timer A Channels 0, 1, 2, and 3
Port F GPIO
—These four General Purpose I/O (GPIO) pins can be individually
programmed as input or output.
After reset, the default state is Quad Timer.
TA1
(GPIOF1)
90
TA2
(GPIOF2)
89
TA3
(GPIOF3)
88
TCK
100
Input
(Schmitt)
Test Clock Input
—This input pin provides a gated clock to synchronize the test
logic and shift serial data to the JTAG/OnCE port. The pin is connected internally
to a pull-down resistor.
TMS
1
Input
(Schmitt)
Test Mode Select Input
—This input pin is used to sequence the JTAG TAP
controller’s state machine. It is sampled on the rising edge of TCK and has an
on-chip pull-up resistor.
Note:
Always tie the TMS pin to V
DD
through a 2.2K resistor.
TDI
2
Input
(Schmitt)
Test Data Input
—This input pin provides a serial input data stream to the
JTAG/OnCE port. It is sampled on the rising edge of TCK and has an on-chip
pull-up resistor.
TDO
3
Output
Test Data Output
—This tri-statable output pin provides a serial output data
stream from the JTAG/OnCE port. It is driven in the Shift-IR and Shift-DR
controller states, and changes on the falling edge of TCK.
TRST
4
Input
(Schmitt)
Test Reset
—As an input, a low signal on this pin provides a reset signal to the
JTAG TAP controller. To ensure complete hardware reset, TRST should be
asserted whenever RESET is asserted. The only exception occurs in a
debugging environment when a hardware device reset is required and it is
necessary not to reset the JTAG/OnCE module. In this case, assert RESET, but
do not assert TRST. TRST must always be asserted at power-up.
Note:
in a debugging environment, TRST may be tied to V
SS
through a 1K resistor.
For normal operation, connect TRST directly to V
SS
. If the design is to be used
DE
98
Output
Debug Event
—DE provides a low pulse on recognized debug events.
Table 2-1 56F826 Signal and Package Information for the 100 Pin LQFP (Continued)
Signal
Name
Pin No.
Type
Description
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| DSP56F826 | 16-bit Hybrid Controller(16位混合控制器) |
| DSP56F827E | 16-bit Digital Signal Controllers |
| DSP56F827FG80 | 16-bit Digital Signal Controllers |
| DSP56F827FG80E | 16-bit Digital Signal Controllers |
| DSP56F827 | 16-bit Hybrid Controller(16位混合控制器) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| DSP56F826EVM | 功能描述:開發(fā)板和工具包 - 其他處理器 Evaluation Kit For DSP56F826 RoHS:否 制造商:Freescale Semiconductor 產(chǎn)品:Development Systems 工具用于評(píng)估:P3041 核心:e500mc 接口類型:I2C, SPI, USB 工作電源電壓: |
| DSP56F826EVMUM | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F826 Evaluation Module Hardware User＇s Manual |
| DSP56F826PB | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:56F826 16-Bit Hybrid Controller Product Brief |
| DSP56F826PBD | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:Preliminary Technical Data DSP56F826 16-bit Digital Signal Processor |
| DSP56F827 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:DSP56F827 16-bit Hybrid Controller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。