- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362578 > E28F001BX-B90 (INTEL CORP) 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY PDF資料下載
參數(shù)資料
| 型號(hào)： | E28F001BX-B90 |
| 廠商： | INTEL CORP |
| 元件分類： | PROM |
| 英文描述： | 1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| 中文描述： | 128K X 8 FLASH 12V PROM, 90 ns, PDSO32 |
| 封裝： | 8 X 20 MM, 1.20 MM HEIGHT, TSOP-32 |
| 文件頁數(shù)： | 2/33頁 |
| 文件大?。?/td> | 436K |
| 代理商： | E28F001BX-B90 |
第1頁當(dāng)前第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁
28F001BX-T/28F001BX-B
290406–1
Figure 1. 28F001BX Block Diagram
Table 1. Pin Description
Symbol
Type
Name and Function
A
0
–A
16
INPUT
ADDRESS INPUTS
for memory addresses. Addresses are internally latched during
a write cycle.
DQ
0
–DQ
7
INPUT/
OUTPUT
DATA INPUTS/OUTPUTS:
Inputs data and commands during memory write
cycles; outputs data during memory, Status Register and Identifier read cycles. The
data pins are active high and float to tri-state off when the chip is deselected or the
outputs are disabled. Data is internally latched during a write cycle.
CE
Y
INPUT
CHIP ENABLE:
Activates the device’s control logic, input buffers, decoders and
sense amplifiers. CE
Y
is active low; CE
Y
high deselects the memory device and
reduces power consumption to standby levels.
RP
Y
INPUT
POWERDOWN:
Puts the device in deep powerdown mode. RP
Y
is active low;
RP
Y
high gates normal operation. RP
Y
e
V
HH
allows programming of the boot
block. RP
Y
also locks out erase or write operations when active low, providing data
protection during power transitions. RP
Y
active resets internal automation. Exit
from deep powerdown sets device to Read Array mode.
OE
Y
INPUT
OUTPUT ENABLE:
Gates the device’s outputs through the data buffers during a
read cycle. OE
Y
is active low. OE
Y
e
V
HH
(pulsed) allows programming of the
boot block.
WE
Y
INPUT
WRITE ENABLE:
Controls writes to the Command Register and array blocks. WE
Y
is active low. Addresses and data are latched on the rising edge of the WE
Y
pulse.
V
PP
ERASE/PROGRAM POWER SUPPLY
for erasing blocks of the array or
programming bytes of each block. Note: With V
PP
k
V
PPL
max, memory contents
cannot be altered.
V
CC
DEVICE POWER SUPPLY:
(5V
g
10%)
GND
GROUND
2
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| E28F002BC-T80 | 28F002BC 2-MBIT (256K X 8) BOOT BLOCK FLASH MEMORY |
| E28F002BVB120 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| E28F002BVB60 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| E28F002BVB80 | 2-MBIT SmartVoltage BOOT BLOCK FLASH MEMORY FAMILY |
| E28F002BX-T60 | 2-MBIT (128K x 16, 256K x 8) BOOT BLOCK FLASH MEMORY FAMILY |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| E28F001BXT120 | 制造商:INTEL 功能描述:* |
| E28F001BX-T120 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| E28F001BX-T150 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| E28F001BX-T70 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
| E28F001BX-T90 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:1-MBIT (128K x 8) BOOT BLOCK FLASH MEMORY |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。