參數(shù)資料
型號(hào)： E28F320J3A-150
廠商： Intel Corp.
英文描述： Intel StrataFlash Memory (J3)
中文描述： 英特爾StrataFlash存儲(chǔ)器（J3）
文件頁(yè)數(shù)： 12/58頁(yè)
文件大?。?/td> 380K
代理商： E28F320J3A-150
28F128J3A, 28F640J3A, 28F320J3A
6
Preliminary
2.0
Principles of Operation
The Intel StrataFlash memory devices include an on-chip WSM to manage block erase, program,
and lock-bit configuration functions. It allows for 100% TTL-level control inputs, fixed power
supplies during block erasure, program, lock-bit configuration, and minimal processor overhead
with RAM-like interface timings.
After initial device power-up or return from reset/power-down mode (see
Section 3.0,
“
Bus
Operations
”
on page 7
), the device defaults to read array mode. Manipulation of external memory
control pins allows array read, standby, and output disable operations.
Read array, status register, query, and identifier codes can be accessed through the CUI (Command
User Interface) independent of the V
PEN
voltage. V
PENH
on V
PEN
enables successful block
erasure, programming, and lock-bit configuration. All functions associated with altering memory
contents
—
block erase, program, lock-bit configuration
—
are accessed via the CUI and verified
through the status register.
Commands are written using standard micro-processor write timings. The CUI contents serve as
input to the WSM, which controls the block erase, program, and lock-bit configuration. The
internal algorithms are regulated by the WSM, including pulse repetition, internal verification, and
margining of data. Addresses and data are internally latched during program cycles.
Interface software that initiates and polls progress of block erase, program, and lock-bit
configuration can be stored in any block. This code is copied to and executed from system RAM
during flash memory updates. After successful completion, reads are again possible via the Read
Array command. Block erase suspend allows system software to suspend a block erase to read or
program data from/to any other block. Program suspend allows system software to suspend a
program to read data from any other flash memory array location.
2.1
Data Protection
Depending on the application, the system designer may choose to make the V
PEN
switchable
(available only when memory block erases, programs, or lock-bit configurations are required) or
hardwired to V
PENH
. The device accommodates either design practice and encourages
optimization of the processor-memory interface.
When V
PEN
≤
V
PENLK
, memory contents cannot be altered. The CUI
’
s two-step block erase, byte/
word program, and lock-bit configuration command sequences provide protection from unwanted
operations even when V
PENH
is applied to V
PEN
. All program functions are disabled when V
CC
is
below the write lockout voltage V
LKO
or when RP# is V
IL
. The device
’
s block locking capability
provides additional protection from inadvertent code or data alteration by gating erase and program
operations.
相關(guān)PDF資料
PDF描述
E28F320J3C-115 Intel StrataFlash Memory (J3)
E28F320J3C-120 Intel StrataFlash Memory (J3)
E28F320J3C-125 Intel StrataFlash Memory (J3)
E28F320J3C-150 Intel StrataFlash Memory (J3)
E28F320J3C-110 Intel StrataFlash Memory (J3)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
E28F320J3C-110 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
E28F320J3C-115 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
E28F320J3C-120 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
E28F320J3C-125 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
E28F320J3C-150 制造商:INTEL 制造商全稱(chēng):Intel Corporation 功能描述:Intel StrataFlash Memory (J3)
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*