- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄97875 > EDI2CG272128V12D1 2x128Kx72, 3.3V S nc/S nc Burst Flow-Through(2x128Kx72, 3.3V，12ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) PDF資料下載
參數(shù)資料
| 型號(hào)： | EDI2CG272128V12D1 |
| 英文描述： | 2x128Kx72, 3.3V S nc/S nc Burst Flow-Through(2x128Kx72, 3.3V，12ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) |
| 中文描述： | 2x128Kx72，3.3VS數(shù)控/ s的數(shù)控突發(fā)流量通過（2x128Kx72，3.3伏，12ns，同步/同步脈沖靜態(tài)內(nèi)存模塊（流通結(jié)構(gòu)）） |
| 文件頁數(shù)： | 5/11頁 |
| 文件大?。?/td> | 172K |
| 代理商： | EDI2CG272128V12D1 |
EDI2CG272128V
3
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
August 2000 Rev.0
ECO#13088
PIN DESCRIPTIONS
DIMM Pins
Symbol
Type
Description
3, 6, 10, 11, 14, 15,
A0-16
Input
Addresses: These inputs are registered and must meet the setup and hold times around the rising edge of CLK.
18, 19, 20, 17, 16,
Synchronous
The burst counter generates internal addresses associated with A0 and A1, during burst and wait cycle.
13, 12, 9, 8, 3, 5
25
GW
Input
Global Write: This active LOW input allows a full 72-bit WRITE to occur independent of the BWE and BWx lines
Synchronous
and must meet the setup and hold times around the rising edge of CLK.
30
CLK
Input
Clock: This signal registers the addresses, data, chip enables, write control and burst control inputs on its rising edge.
Synchronous
All synchronous inputs must meet setup and hold times around the clock’s rising edge.
33, 61
E1, E2
Input
Bank Enables: These active LOW inputs are used to enable each individual bank and to gate ADSP
Synchronous
23
G
Input
Output Enable: This active LOW asynchronous input enables the data output drivers.
26
ADV
Input
Address Status Processor: This active LOW input is used to control the internal burst counter. A HIGH on this pin
Synchronous
generates wait cycle (no address advance).
27
ADSP
Input
Address Status Processor: This active LOW input, along with EL and EH being LOW, causes a new externaladdress
Synchronous
to be registered and a READ cycle is initiated using the new address.
28
ADSC
Input
Address Status Controller: This active LOW input causes device to be de-selected or selected along with new external
Synchronous
address to be registered. A READ or WRITE cycle is initiated depending upon write control inputs.
29
MODE
Input Static
Mode: This input selects the burst sequence. A LOW on this pin selects LINEAR BURST. A NC or HIGH on this pin
selects INTERLEAVED BURST.
47, 75
ZZ1, ZZ2
Input
Snooze: These active HIGH inputs put the individual banks in low power consumption standby mode. For normal
Asynchronous
operation, this input has to be either LOW or NC (no connect).
Various
DQ0-63
Input/Output
Data Inputs/Outputs: First byte is DQ0-7, second byte is DQ8-15, third byte is DQ16-23, fourth byte is DQ24-31, fifth byte is
DQ32-39, sixth byte is DQ40-47, seventh byte is DQ48-55 and the eight byte is DQ56-64.
34, 48, 62, 76,
DQP0-7
Input/Output
Parity Inputs/Outputs: DQP0 is parity bit for DQ0-7. DQP1 is parity bit for DQ8-15. DQP2 is parity bit for DQ16-23. DQP3 is
90, 104, 118, 132
parity bit for DQ24-31. DQP4 is parity bit for DQ32-39. DQP5 is parity bit for DQ40-47. DQP6 is parity bit for DQ48-55. DQP7
is parity bit for DQ56-64 and DQP7. In order to use the device configured as a 128K x 64, the parity bits need to be tied to
Vss through a 10K ohm resistor.
Various
Vcc
Supply
Core power supply: +3.3V -5%/+10%
Various
Vss
Ground
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDI2CG272128V15D1 | 2x128Kx72, 3.3V S nc/S nc Burst Flow-Through(2x128Kx72, 3.3V，15ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) |
| EDI2CG272128V85D1 | 2x128Kx72, 3.3V Sync/Sync Burst Flow-Through(2x128Kx72, 3.3V，8.5ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) |
| EDI2CG272128V9D1 | 2x128Kx72, 3.3V S nc/S nc Burst Flow-Through(2x128Kx72, 3.3V，9ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) |
| EDI2CG27264V10D1 | 2x64Kx72, 3.3V,10ns, Sync/Sync Burst SRAM Module(2x64Kx72, 3.3V，10ns,同步/同步脈沖靜態(tài)RAM模塊) |
| EDI2CG27264V12D1 | 2x64Kx72, 3.3V,12ns, Sync/Sync Burst SRAM Module(2x64Kx72, 3.3V，12ns,同步/同步脈沖靜態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDI2CG272128V15D1 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM |
| EDI2CG272128V85D1 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM |
| EDI2CG272128V9D1 | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:2x128Kx72, 3.3V Sync/Sync Burst SRAM SO-DIMM |
| EDI2CG272128V-D1 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:SSRAM Modules |
| EDI2CG472128V | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:4 Megabyte Sync/Sync Burst, Dual Key DIMM |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。