- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄97875 > EDI2CG472256V-D2 SSRAM Modules PDF資料下載
參數(shù)資料
| 型號(hào)： | EDI2CG472256V-D2 |
| 英文描述： | SSRAM Modules |
| 中文描述： | 的SSRAM模塊 |
| 文件頁(yè)數(shù)： | 7/11頁(yè) |
| 文件大?。?/td> | 172K |
| 代理商： | EDI2CG472256V-D2 |
EDI2CG272128V
5
White Electronic Designs Corporation (508) 366-5151 www.whiteedc.com
August 2000 Rev.0
ECO#13088
DC ELECTRICAL CHARACTERISTICS - READ CYCLE
RECOMMENDED DC OPERATING CONDITIONS
ABSOLUTE MAXIMUM RATINGS*
*Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent
damage to the device. This is a stress rating only and functional operation of the device at
these or any other conditions greater than those indicated in operational sections of this
specifications is not implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.
Voltage on Vcc Relative to Vss
-0.5V to +4.6V
Vin
-0.5V to Vcc +0.5V
Storage Temperature
-55
°C to +125°C
Operating Temperature (Commercial)
0
°C to +70°C
Operating Temperature (Industrial)
-40
°C to +85°C
Short Circuit Output Current
10 mA
Parameter
Sym
Min
Typ
Max
Units
Supply Voltage
VCC
3.14
3.3
3.6
V
Supply Voltage
VSS
0.0
V
Input High
VIH
2.0
3.0
VCC +0.3
V
Input Low
VIL
-0.3
0.0
0.8
V
Input Leakage
ILI
-2
1
2
A
Output Leakage
ILo
-2
1
2
A
Max
Description
Symbol
Typ
8.5
9
12
15
Units
Power Supply Current
Icc1
1.55
2.2
2.1
2.0
A
Power Supply Current
Icc
750
1.5
1.0
A
Device Selected, No Operation
Snooze Mode
IccZZ
150
200
mA
CMOS Standby
Icc3
400
600
mA
Clock Running-Deselect
IccK
600
1.0
0.75
A
SYNCHRONOUS ONLY - TRUTH TABLE
Operation
E1
E2
GW
G
ZZ
CLK
DQ
Synchronous Write-Bank 1
L
H
L
H
L
↑
High-Z
Synchronous Read-Bank 1
L
H
L
↑
Synchronous Write-Bank 2
H
L
H
L
↑
High-Z
Synchronous Read-Bank 2
H
L
H
L
↑
Synchronous Write-Bank 3
H
L
H
L
↑
High-Z
Synchronous Read-Bank 3
H
L
↑
Synchronous Write-Bank 4
H
L
H
L
↑
High-Z
Synchronous Read-Bank 4
H
L
↑
Snooze Mode
XXXX
H
X
High-Z
AC TEST CIRCUIT
AC TEST CONDITIONS
50
Vt = 1.5V
I/O
Z0 = 50
Z0 = 50
Parameter
I/O
Unit
Input Pulse Levels
VSS to 3.0
V
Input and Output Timing Levels
1.25
V
Output Test Equivalencies
See figure, at left
FIG. 2 AC OUTPUT LOAD EQUIVALENT
1.25V
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EDI2CG272128V12D1 | 2x128Kx72, 3.3V S nc/S nc Burst Flow-Through(2x128Kx72, 3.3V，12ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) |
| EDI2CG272128V15D1 | 2x128Kx72, 3.3V S nc/S nc Burst Flow-Through(2x128Kx72, 3.3V，15ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) |
| EDI2CG272128V85D1 | 2x128Kx72, 3.3V Sync/Sync Burst Flow-Through(2x128Kx72, 3.3V，8.5ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) |
| EDI2CG272128V9D1 | 2x128Kx72, 3.3V S nc/S nc Burst Flow-Through(2x128Kx72, 3.3V，9ns,同步/同步脈沖靜態(tài)RAM模塊(流通結(jié)構(gòu)）) |
| EDI2CG27264V10D1 | 2x64Kx72, 3.3V,10ns, Sync/Sync Burst SRAM Module(2x64Kx72, 3.3V，10ns,同步/同步脈沖靜態(tài)RAM模塊) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EDI2DL32256V | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:256Kx32 Synchronous Pipline Burst SRAM 3.3V |
| EDI2DL32256V35BC | 制造商:WEDC 制造商全稱:White Electronic Designs Corporation 功能描述:256Kx32 Synchronous Pipline Burst SRAM 3.3V |
| EDI2DL32256V38BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| EDI2DL32256V40BC | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
| EDI2DL32256V40BI | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:x32 Fast Synchronous SRAM |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。