- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄8790 > EL4585CN (Intersil)IC PLL VIDEO GP 36MHZ 16-DIP PDF資料下載
參數(shù)資料
| 型號(hào)： | EL4585CN |
| 廠商： | Intersil |
| 文件頁(yè)數(shù)： | 2/15頁(yè) |
| 文件大?。?/td> | 0K |
| 描述： | IC PLL VIDEO GP 36MHZ 16-DIP |
| 標(biāo)準(zhǔn)包裝： | 25 |
| 類(lèi)型： | 鎖相環(huán)路（PLL） |
| PLL： | 是 |
| 輸入： | CMOS，TTL |
| 輸出： | CMOS，TTL |
| 電路數(shù)： | 1 |
| 比率 - 輸入:輸出： | 3:1 |
| 差分 - 輸入:輸出： | 無(wú)/無(wú) |
| 頻率 - 最大： | 36MHz |
| 除法器/乘法器： | 是/無(wú) |
| 電源電壓： | 5V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類(lèi)型： | 通孔 |
| 封裝/外殼： | 16-DIP（0.300"，7.62mm） |
| 供應(yīng)商設(shè)備封裝： | 16-PDIP |
| 包裝： | 管件 |
第1頁(yè)當(dāng)前第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)
10
FN7175.4
September 3, 2009
C1 is to adjust the center frequency, C2 DC isolates the
control from the oscillator, and V1 is the primary control
device. C2 should be much larger than CV so that V1 has
maximum modulation capability. The frequency of oscillation
is given by Equation 4:
Choosing Loop Filter Components
The PLL, VCO, and loop filter can be described as:
Where:
Kd = phase detector gain in A/rad
F(s) = loop filter impedance in V/A
KVCO = VCO gain in rad/s/V
N = Total internal or external divisor (see 3 below)
It can be shown that for the loop filter shown in Equation 5:
Where
ω
n = loop filter bandwidth, and ζ = loop filter damping
factor.
1. Kd = 300A/2πrad = 4.77e-5A/rad for the EL4585.
2. The loop bandwidth should be about HSYNC
frequency/20, and the damping ratio should be 1 for
optimum performance. For our example,
ωn = 15.734kHz/20=787 Hz≈5000 rad/S.
3. N = 910x2 = 1820 from Table 1.
4. KVCO represents how much the VCO frequency changes
for each volt applied at the control pin. It is assumed (but
probably is not) linear about the lock point (2.5V). Its
value depends on the VCO configuration and the varactor
transfer function CV =F(VC), where VC is the reverse
bias control voltage, and CV is varactor capacitance.
Since F(VC) is nonlinear, it is probably best to build the
VCO and measure KVCO about 2.5V. The results of one
such measurement are shown below. The slope of the
curve is determined by linear regression techniques and
equals KVCO. For our example, KVCO = 9.06 Mrad/s/V.
We choose R3 = 43kΩ for convenience.
6. Notice R2 has little effect on the loop filter design. R2
should be large, around 100k, and can be adjusted to
compensate for any static phase error T
θ at lock, but if
made too large, will slow loop response. If R2 is made
smaller, T
θ (see “Timing Diagrams” on page 5) increases,
and if R2 increases, Tθ decreases. For LDET to be low at
lock, |T
θ| < 50ns. C4 is used mainly to attenuate high
frequency noise from the charge pump. The effect these
components have on-time to lock is illustrated in
Figure 12.
Lock Time
Let T = R3C3. As T increases, damping increases, but so
does lock time. Decreasing T decreases damping and
speeds up loop response, but increases overshoot and thus
increases the number of hunting oscillations before lock.
Critical damping (
ζ=1) occurs at minimum lock time.
Because decreased damping also decreases loop stability, it
is sometimes desirable to design slightly overdamped (
ζ>1),
trading lock time for increased stability.
FIGURE 10.
COLPITTS OSCILLATOR
F
1
2
π LC
T
-----------------------
=
C
T
C
1C2Cv
C
1 C2
()
C
1CV
()
C
1CV
()
++
--------------------------------------------------------------------------
=
(EQ. 4)
C
3
K
dKVCO
N
ω
n
2
------------------------ C
4
,
C
3
10
------- R
3
,
2N
ζω
n
K
dKVCO
------------------------
==
=
(EQ. 5)
N
F
VCO
F
Hsync
--------------------
28.636M
15.73426k
----------------------------
1820
910x2
==
=
(EQ. 6)
FIGURE 11.
FOSC vs VC, LC VCO
C
3
K
dKVCO
N
ω
n
2
------------------------
4.77e
5
–
() 9.06e6
()
1820
() 5000
()
2
------------------------------------------------------
0.01
μF
==
=
C
4
C
3
10
-------
0.001
μF
==
R
3
2N
ζω
2
K
dKVCO
------------------------
2
() 1820
() 1
() 5000
()
4.77e
5
–
() 9.06e6
()
------------------------------------------------------
42.1k
Ω
==
=
(EQ. 7)
EL4585
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EL4584CS | IC PLL VIDEO GP 36MHZ 16-SOIC |
| D38999/24FJ29SNLC | CONN HSG RCPT 29POS JAM NUT SCKT |
| MS3124E22-41SWLC | CONN HSG RCPT 41POS JAM NUT SCKT |
| D38999/26MG16SNLC | CONN HSG PLUG 16POS STRGHT SCKT |
| D38999/26FH53BN | CONN HSG PLUG 53POS STRGHT SCKT |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EL4585CS | 功能描述:IC PLL VIDEO GP 36MHZ 16-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| EL4585CS-T13 | 功能描述:IC GENLOCK HORZ 8FSC 16-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| EL4585CS-T7 | 功能描述:IC PLL VIDEO GP 36MHZ 16-SOIC RoHS:否 類(lèi)別:集成電路 (IC) >> 時(shí)鐘/計(jì)時(shí) - 時(shí)鐘發(fā)生器，PLL，頻率合成器 系列:- 標(biāo)準(zhǔn)包裝:39 系列:- 類(lèi)型:* PLL:帶旁路 輸入:時(shí)鐘 輸出:時(shí)鐘 電路數(shù):1 比率 - 輸入:輸出:1:10 差分 - 輸入:輸出:是/是 頻率 - 最大:170MHz 除法器/乘法器:無(wú)/無(wú) 電源電壓:2.375 V ~ 3.465 V 工作溫度:0°C ~ 70°C 安裝類(lèi)型:* 封裝/外殼:* 供應(yīng)商設(shè)備封裝:* 包裝:* |
| EL4585CSZ | 功能描述:鎖相環(huán) - PLL EL4585CSZ HORIZONTAL GENLOCK RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
| EL4585CSZ-T13 | 功能描述:鎖相環(huán) - PLL EL4585CSZ HORIZONTAL GENLOCK RoHS:否 制造商:Silicon Labs 類(lèi)型:PLL Clock Multiplier 電路數(shù)量:1 最大輸入頻率:710 MHz 最小輸入頻率:0.002 MHz 輸出頻率范圍:0.002 MHz to 808 MHz 電源電壓-最大:3.63 V 電源電壓-最小:1.71 V 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 封裝 / 箱體:QFN-36 封裝:Tray |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。