- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362656 > EL9115 (Intersil Corporation) Triple Analog Video Delay Line PDF資料下載
參數(shù)資料
| 型號(hào)： | EL9115 |
| 廠商： | Intersil Corporation |
| 英文描述： | Triple Analog Video Delay Line |
| 中文描述： | 三路模擬視頻延遲線 |
| 文件頁數(shù)： | 3/9頁 |
| 文件大?。?/td> | 581K |
| 代理商： | EL9115 |
3
FN7441.2
September 8, 2005
AC Electrical Specifications
V
SA
+
= V
A
+
= +5V, V
SA
-
= V
A
-
= -5V, T
A
= 25°C, exposed die plate = -5V, unless otherwise specified.
PARAMETER
DESCRIPTION
CONDITION
MIN
TYP
MAX
UNIT
BW -3dB
3 dB Bandwidth
0ns Delay Time
122
MHz
BW 0.1dB
0.1dB Bandwidth
0ns Delay Time
60
MHz
SR
Slew Rate
0ns Delay Time
400
V/μs
T
R
- T
F
Transient Response Time
20% - 80%, for all delays, 1V step
2.5
ns
V
OVER
Voltage Overshoot
for any delay, response to 1V step input
5
10
%
Glitch
Switching Glitch
Time for o/p to settle after last s_clock edge
100
ns
THD
Total Harmonic Distortion
1V
P-P
10MHz sinewave, offset by +0.2V at
mid delay setting
-50
-40
dB
X
T
Hostile Crosstalk
Stimulate G, measure R/B at 1MHz
-80
dB
V
N
Output Noise
Gain X2, measured at 75
load
2.5
mV rms
d
T
Delay Increment
1.75
2
2.25
ns
T
MAX
Maximum Delay
55
62
70
ns
D
ELDT
Delay Diff Between Channels
1.6
%
t
PD
Propagation Delay
Measured input to output
8.5
9.8
11
ns
T
MAX
Max s_clock Frequency
Maximum programming clock speed
10
MHz
T_en_ck
Minimum Separation Between Serial
Enable and Clock .
Check enable low edge can occur after
T_en_ck of previous (igored) clock and up to
before T_en_ck of next (wanted) clock. Clock
edges occurring within T_en_ck of the enable
edge will have ncertain effect.
10
ns
Pin Descriptions
PIN NUMBER
PIN NAME
PIN DESCRIPTION
1
VSP
+5V for delay circuitry and input amp
2
RIN
Red channel input, ref GND
3
GND
0V for delay circuitry supply
4
GIN
Green channel input, ref GND
5
VSM
-5V for input amp
6
BIN
Blue channel input, ref GND
7
CENABLE
Chip enable logical +5V enables chip
8
NSENABLE
ENABLE for serial input; enable on low
9
SDATA
Data into registers; logic threshold 1.2V
10
SCLOCK
Clock to enter data; logical; data written on negative edge
11
BOUT
Blue channel output, ref GND
O
12
VSMO
-5V for output buffers
13
GOUT
Green channel output, ref GND
O
14
GNDO
0V reference for input and output buffers
15
ROUT
Red channel output, ref GND
O
16
VSPO
+5V for output buffers
17
TESTB
Blue channel phase detector output
18
TESTG
Green channel phase detector output
19
TESTR
Red channel phase detector output
20
X2
Sets gain to 2X if input high; X1 otherwise
Thermal Pad
Must be connected to -5V
EL9115
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EL9115IL | Triple Analog Video Delay Line |
| EL9115ILZ | Triple Analog Video Delay Line |
| EL9115ILZ-T13 | Triple Analog Video Delay Line |
| EL9115ILZ-T7 | Header; No. of Contacts:4; Pitch Spacing:0.165"; No. of Rows:2; Series:Mini-Fit Jr.; Body Material:Nylon 6/6 RoHS Compliant: Yes |
| EL9201IL-T7 | Programmable VCOM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EL9115_06 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Analog Video Delay Line |
| EL9115_08 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Analog Video Delay Line |
| EL9115_09 | 制造商:INTERSIL 制造商全稱:Intersil Corporation 功能描述:Triple Analog Video Delay Line |
| EL9115IL | 功能描述:IC ANLG VIDEO DELAY LINE 20-QFN RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| EL9115IL-T13 | 功能描述:IC ANALOG DELAY LINE TRPL 20-QFN RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動(dòng)電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。