- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10559 > EL9115IL (Intersil)IC ANLG VIDEO DELAY LINE 20-QFN PDF資料下載
參數(shù)資料
| 型號： | EL9115IL |
| 廠商： | Intersil |
| 文件頁數(shù)： | 9/10頁 |
| 文件大小： | 0K |
| 描述： | IC ANLG VIDEO DELAY LINE 20-QFN |
| 標(biāo)準(zhǔn)包裝： | 72 |
| 類型： | 視頻延遲線 |
| 應(yīng)用： | 模擬波速合成，失真控制 |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 20-VQFN 裸露焊盤 |
| 供應(yīng)商設(shè)備封裝： | 20-QFN（5x5） |
| 包裝： | 管件 |
8
FN7441.7
January 12, 2012
shifted directly to the final registers as it is clocked in. Initial
value of all registers on power-up is 0. It is the user's
responsibility to send complete patterns of 8 clock cycles,
even if the first bit is set to 1. If less than 8 bits are sent, data
will only be partially shifted through the registers. The pattern
of 8 starts with NSEnable going low, so it is good practice to
frame each word within an NS enable burst.
Test Pins
Three test pins are provided (Test R, Test G, Test B). During
normal operation, the test pins output pulses of current for a
duration of the overlap between the inputs, as shown in
Figure 15:
Test_R pulse = Red out (A) wrt Green out (B)
Test_G pulse = Green out
wrt Blue out
Test_B pulse = Blue out
wrt Red out
Averaging the current gives a direct measure of the delay
between the two edges. When A precedes B the current
pulse is +50A, and the output voltage goes up. When B
precedes A, the pulse is -50A.
For the logic to work correctly, A and B must have a period of
overlap while they are high (a delay longer than the pulse
width cannot be measured).
Signals A and B are derived from the video input by
comparing the video signal with a slicing level, which is set by
an internal DAC. This enables the delay to be measured
either from the rising edges of sync-like signals encoded on
top of the video or from a dedicated set-up signal. The outputs
can be used to set the correct delays for the signals received.
The DAC level is set through the serial input by bits 1
through 4 directed to the test register (00). Table 2 shows the
settings for the DAC slice level bits.
Test Mode
Bit zero of the test register is set to 0 for normal operation. If
it is set to 1 then the device is in Test Mode. In Test Mode,
the DAC voltage is directed to the Green channel output,
while for the Red and Blue channels, the test outputs are
now pulses of current which are generated by looking at the
delay between the input and output of the channel. They
thus enable the delay to be measured.
NSENABLE
SCLOCK
SDATA
A1
A0
D4
D3
D2
D1
D0
0
a
b
v
w
x
y
z
FIGURE 14. SERIAL DATA TIMING
EL9115
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX1202BCAP+ | IC ADC SRL 8CH 12BIT 5V 20-SSOP |
| 211772-1 | CONN PLUG CPC 19POS REV SER 1 |
| EL4583AIS | IC VIDEO SYNC SEPARATOR 16-SOIC |
| 206837-2 | CONN PLUG CPC 24POS SIZE 23 |
| 206612-1 | CONN PLUG CPC 22POS STD SER 4 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EL9115IL-T13 | 功能描述:IC ANALOG DELAY LINE TRPL 20-QFN RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| EL9115IL-T7 | 功能描述:IC ANALOG DELAY LINE TRPL 20-QFN RoHS:否 類別:集成電路 (IC) >> 線性 - 視頻處理 系列:- 產(chǎn)品變化通告:Product Discontinuation 07/Mar/2011 標(biāo)準(zhǔn)包裝:3,000 系列:OMNITUNE™ 類型:調(diào)諧器 應(yīng)用:移動電話，手機(jī)，視頻顯示器 安裝類型:表面貼裝 封裝/外殼:65-WFBGA 供應(yīng)商設(shè)備封裝:PG-WFSGA-65 包裝:帶卷 (TR) 其它名稱:SP000365064 |
| EL9115ILZ | 功能描述:延遲線/計(jì)時(shí)元素 EL9115ILZ TRPL ANLOG G VID DELAY LINE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| EL9115ILZ-T13 | 功能描述:延遲線/計(jì)時(shí)元素 EL9115ILZ TRPL ANLOG G VID DELAY LINE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| EL9115ILZ-T7 | 功能描述:延遲線/計(jì)時(shí)元素 EL9115ILZ TRPL ANLOG G VID DELAY LINE RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。