- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC300 (Advanced Micro Devices, Inc.) Highly Integrated, Low-Power, 32-Bit Microcontroller PDF資料下載
參數(shù)資料
| 型號： | ELANSC300 |
| 廠商： | Advanced Micro Devices, Inc. |
| 元件分類： | 32位微控制器 |
| 英文描述： | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| 中文描述： | 高度集成，低功耗，32位微控制器 |
| 文件頁數(shù)： | 35/139頁 |
| 文件大?。?/td> | 1388K |
| 代理商： | ELANSC300 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當(dāng)前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁第133頁第134頁第135頁第136頁第137頁第138頁第139頁
élanSC300 Microcontroller Data Sheet
35
P R E L I M I N A R Y
For more information about the
ROMCS
pin, see the
Using 16-Bit
ROMCS
Designs in élan
TM
SC300 and
élanSC310 Microcontrollers Application Note
, order
#21825.
SYSTEM INTERFACE
AEN [TDI]
DMA Address Enable (Output; Active High)
AEN is used to indicate that the current address active
on the SA23–SA0 address bus is a memory address
and that the current cycle is a DMA cycle. All I/O de-
vices should use this signal in decoding their I/O ad-
dresses and should not respond when this signal is
asserted. When AEN is asserted, the DACKx signals
are used to select the appropriate I/O device for the
DMA transfer.
This is a dual-function pin. When the JTAGEN signal is
asserted, it functions as the TDI, JTAG Test Data Input
pin.
D15–D0
System Data Bus (Bidirectional; Active High)
The System Data Bus inputs data during memory and
I/O read cycles, and outputs data during memory and
I/O write cycles. During Local Bus and DRAM/SRAM
cycles, this bus represents the CPU data bus.
DACK2 [TCK]
DMA Channel 2 Acknowledge (Output; Active Low)
This output indicates that the current transfer is a DMA
transfer to the I/O device connected to this DMA chan-
nel. In PC-compatible system designs, this signal can
be connected to the floppy disk controller DMA ac-
knowledge input.
This is a dual-function pin. When the JTAGEN signal is
asserted, it functions as the TCK (JTAG Test Clock)
pin. See
“JTAG Boundary Scan Interface” on page 44
for more information on the function of this pin during
Test mode.
DBUFOE
Data Buffer Output Enable (Output; Active Low)
This output is used to control the output enable on the
system data bus buffer. When Low, the outputs of the
Data Bus Buffer are enabled.
DRQ2 [TDO]
DMA Channel 2 Request (Input; Active High
with Internal Pulldown)
This input is used to request a DMA transfer. It can be
connected to the floppy disk controller DMA request
output in PC-compatible system designs.
This is a dual-function pin. When the JTAGEN signal is
asserted, it will function as the TDO, JTAG Test Data
Out pin. See “JTAG Boundary Scan Interface” on page
44 for more information on the function of this pin dur-
ing Test mode.
ENDIRH
High Byte Data Buffer Direction Control
(Output; Active High)
This output controls the transceiver on the high byte of
the data bus, bits 15–8. When asserted, this signal is
used to enable the data from the élanSC300 microcon-
troller data bus to the buffered data bus.
ENDIRL
Low Byte Data Buffer Direction Control
(Output; Active High)
This output controls the transceiver on the low byte of
the data bus, bits 7–0. When asserted, this signal is
used to enable the data from the élanSC300 microcon-
troller data bus to the buffered data bus.
IOCHRDY
I/O Channel Ready (Input; Active High)
This signal is used by ISA slave devices to add wait
states to the current transfer. When this signal is deas-
serted, wait states are added.
IOCS16 [LCDDL0]
(Input; Active Low)
This input is used to signal to the ISA control logic that
the targeted I/O device is a 16-bit device.
(IOCS16 is available unless the internal LCD Controller
Bus mode is selected and a dual-scan LCD panel inter-
face is selected via firmware.)
IOCS16
is generated by a 16-bit ISA I/O expansion
board when the board recognizes it is being ad-
dressed.
IOCS16
provides the same function for 16-bit
I/O expansion devices as the
MCS16
signal provides for
the 16-bit memory devices.
Note:
IOCS16
is internally OR’d with
MCS16
. Do not tie
IOCS16
Low.
For more information about the
IOCS16
pin, see the
Using 16-Bit
ROMCS
Designs in élan
TM
SC300 and
élanSC310 Microcontrollers Application Note
, order
#21825.
IOR
I/O Read Command (Output; Active Low)
The IOR signal indicates that the current cycle is a read
of the currently selected I/O device. When this signal is
asserted, the selected I/O device can drive data onto
the data bus.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC300-25KC | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25KI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25VC | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25VI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33VI | Highly Integrated, Low-Power, 32-Bit Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC300-25KC | 制造商:Advanced Micro Devices 功能描述:32bit MCU, CISC, ROMLESS, Elan Family |
| ELANSC300-25KI | 制造商:Advanced Micro Devices 功能描述:32bit MCU, CISC, ROMLESS, Elan Family 制造商:Rochester Electronics LLC 功能描述:- Bulk |
| ELANSC300-25VC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-25VI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
| ELANSC300-33KC | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Highly Integrated, Low-Power, 32-Bit Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。