- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362657 > ELANSC400 (Advanced Micro Devices, Inc.) Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers PDF資料下載
參數(shù)資料
| 型號： | ELANSC400 |
| 廠商： | Advanced Micro Devices, Inc. |
| 英文描述： | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| 中文描述： | 單芯片，低功耗的PC / AT兼容微控制器 |
| 文件頁數(shù)： | 76/132頁 |
| 文件大小： | 2400K |
| 代理商： | ELANSC400 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁當(dāng)前第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁第130頁第131頁第132頁
76
élanSC400 and élanSC410 Microcontrollers Data Sheet
CLOCKING
Clock Generation
The élanSC400 and élanSC410 microcontrollers re-
quire only one 32.768-kHz crystal to generate all the
other clock frequencies required by the system. The
output of the on-chip crystal oscillator circuit is used to
generate the various frequencies by utilizing four
Phase-Locked Loop (PLL) circuits. The PLL clock dis-
tribution scheme is shown in Figure 4. Table 26 shows
all the PLL output frequencies and their usage. (Note
that these four PLL circuits are in addition to the inter-
nal CPU PLL and do not replace it.)
The crystal oscillator needs two pins, but it does not re-
quire any external components except the crystal; the
load capacitors and the feedback resistor are inte-
grated on-chip.
The four PLLs are called Intermediate PLL, Low-Speed
PLL, High-Speed PLL, and Graphics Dot Clock PLL.
Each of the integrated phase-locked loops has a dedi-
cated pin to support the required external loop filter.
These pins are: LF_INT (Intermediate PLL), LF_LS
(Low-Speed PLL), LF_HS (High-Speed PLL), and
LF_VID (Graphics Dot Clock PLL). (The LF_VID pin is
not supported on the élanSC410 microcontroller.) Two
capacitors and one resistor are required to implement
each loop filter.
Figure 4.
Clock Generation Block Diagram
Notes:
On the élanSC400 microcontroller, the graphics controller’s DRAM interface is clocked by the 66-MHz DRAM clock.
Both the ROM/Flash memory interface and the PC Card controller are clocked from the CPU clock. They also have the option
to be run from the slow system clock.
Neither the graphics controller nor the PC Card controller are supported on the élanSC410 microcontroller.
32.768-kHz
Crystal
Oscillator
Intermediate
PLL
Low-Speed
PLL
Graphics
Dot Clock
PLL
High-Speed
PLL
20.736–
36.864 MHz
32.768 kHz
66.3552 MHz
1.47456 MHz
36.864 MHz
Real-Time
Clock
PMU
UART
Timer
Graphics
Controller
ISA Bus
DRAM
Controller
DMA
Controller
CPU and
VL-Bus
Controller
D
D
DRAM
Controller
ROM/Flash
Interface
PC Card
Controller
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| ELANSC400-100AC | Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC520 | Microcontroller |
| ELC-10PR | HIGH-DENSITY SIGNAL CONDITIONERS 10-PACK PULSE SCALER |
| ELFC | AM Ladder Filters for Surface Mounting |
| ELFC455D | AM Ladder Filters for Surface Mounting |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| ELANSC400-100AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC 3.3V 292-Pin BGA |
| ELANSC400-100AI | 制造商:AMD 制造商全稱:Advanced Micro Devices 功能描述:Single-Chip, Low-Power, PC/AT-Compatible Microcontrollers |
| ELANSC400-33AC | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC400-33AC-REVA3 | 制造商:Advanced Micro Devices 功能描述:MCU 16-Bit/32-Bit Elan CISC ROMLess 3.3V 292-Pin BGA |
| ELANSC400-33AI | 制造商:Advanced Micro Devices 功能描述:MCU 32-bit Elan RISC ROMLess 3.3V 292-Pin BGA |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。