- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄362666 > EM39LV80070D (ELAN Microelctronics Corp .) DDR-I, 14-Bit Registered Buffer PDF資料下載
參數(shù)資料
| 型號(hào)： | EM39LV80070D |
| 廠商： | ELAN Microelctronics Corp . |
| 英文描述： | DDR-I, 14-Bit Registered Buffer |
| 中文描述： | 分位（512Kx16）閃存 |
| 文件頁數(shù)： | 16/25頁 |
| 文件大?。?/td> | 295K |
| 代理商： | EM39LV80070D |
EM39LV800
8M Bits (512Kx16) Flash Memory
SPECIFICATION
This specification is subject to change without further notice. (04.09.2004 V1.0)
Page 16 of
25
Toggle Bit Timing Diagram
T
OES
Two Read Cycles
With Same Outputs
T
CE
T
OE
T
OEH
WE#
OE#
CE#
DQ6
A18~A0
Figure 5:
Toggle Bit Timing Diagram
WE# Controlled Chip-Erase Timing Diagram
Six-Byte Code For Chip-Erase
T
SCE
T
WP
5555
2AAA
5555
5555
2AAA
5555
XXAA
SW0
XX55
SW1
XX80
SW2
XXAA
SW3
XX55
SW4
XX10
SW5
CE#
OE#
WE#
DQ15-0
Note: This device also supports CE# controlled Chip-Erase operation. The WE#and CE#
signals are interchageable as long as minimum timings are met. (See Table 14)
X can be V
IL
or V
IH
, but no other value.
A18~A0
Figure 6:
WE# Controlled Chip-Erase Timing Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| EM39LV80070H | 8M Bits (512Kx16) Flash Memory |
| EM39LV80070M | DDR-I, 13/26-Bit Registered Buffer |
| EM39LV80070Y | 8M Bits (512Kx16) Flash Memory |
| EM39LV80055RH | IC, DIGITAL, OCTAL BUS XCEIVER & 3.3V TO 5.0V, SHFTR BIDRCNTL, V XLATOR, 24PIN T |
| EM39LV80055RM | IC 8BIT DUAL BUS TXRX 3ST24TSSOP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| EM39LV80070H | 制造商:EMC 制造商全稱:ELAN Microelectronics Corp 功能描述:8M Bits (512Kx16) Flash Memory |
| EM39LV80070M | 制造商:EMC 制造商全稱:ELAN Microelectronics Corp 功能描述:8M Bits (512Kx16) Flash Memory |
| EM39LV80070Y | 制造商:EMC 制造商全稱:ELAN Microelectronics Corp 功能描述:8M Bits (512Kx16) Flash Memory |
| EM39LV80090D | 制造商:EMC 制造商全稱:ELAN Microelectronics Corp 功能描述:8M Bits (512Kx16) Flash Memory |
| EM39LV80090H | 制造商:EMC 制造商全稱:ELAN Microelectronics Corp 功能描述:8M Bits (512Kx16) Flash Memory |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。