
EM78P447S
OTP ROM
Table 5 The Summary of the Initialized Register Values
Address
N/A
N/A
N/A
N/A
0x00
0x01
0x02
0x03
0x04
0x05
0x06
0x07
0x3F
Name
IOC5
IOC6
IOC7
CONT
R0(IAR)
R1(TCC)
R2(PC)
R3(SR)
R4(RSR)
R5(P5)
R6(P6)
R7(P7)
R3F(ISR)
Reset Type
Bit Name
Type
Power-On
/RESET and WDT
Wake-Up from Pin Change 0
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Wake-Up from Pin Change
Bit Name
Power-On
/RESET and WDT
Bit 7
C57
A
0
0
Bit 6
C56
A
0
0
0
C66
1
1
P
C76
1
1
P
/INT
0
P
P
-
U
P
P
-
0
0
P
-
1
1
**0/P
PS1
0
0
P
Bit 5
C55
A
0
0
0
C65
1
1
P
C75
1
1
P
TS
1
1
P
-
U
P
P
-
0
0
P
-
1
1
**0/P
PS0
0
0
P
-
U
P
P
P55
U
P
P
P65
U
P
P
P75
U
P
P
X
U
U
Bit 4
C54
A
0
0
0
C64
1
1
P
C74
1
1
P
TE
1
1
P
-
U
P
P
-
0
0
P
-
1
1
**0/P
T
1
t
t
-
U
P
P
P54
U
P
P
P64
U
P
P
P74
U
P
P
X
U
U
Bit 3
C53
-
1
1
P
C63
1
1
P
C73
1
1
P
PAB
1
1
P
-
U
P
P
-
0
0
P
-
1
1
**0/P
P
1
t
t
-
U
P
P
P53
U
P
P
P63
U
P
P
P73
U
P
P
EXIF
0
0
Bit 2
C52
-
1
1
P
C62
1
1
P
C72
1
1
P
PSR2
1
1
P
-
U
P
P
-
0
0
P
-
1
1
**0/P
Z
U
P
P
-
U
P
P
P52
U
P
P
P62
U
P
P
P72
U
P
P
X
U
U
Bit 1
C51
-
1
1
P
C61
1
1
P
C71
1
1
P
PSR1
1
1
P
-
U
P
P
-
0
0
P
-
1
1
**0/P
DC
U
P
P
-
U
P
P
P51
U
P
P
P61
U
P
P
P71
U
P
P
X
U
U
Bit 0
C50
-
1
1
P
C60
1
1
P
C70
1
1
P
PSR0
1
1
P
-
U
P
P
-
0
0
P
-
1
1
**0/P
C
U
P
P
-
U
P
P
P50
U
P
P
P60
U
P
P
P70
U
P
P
TCIF
0
0
B
1
1
P
B
1
1
P
B
1
1
P
B
1
1
P
C67
1
1
P
C77
1
1
P
/PHEN
1
1
P
-
U
P
P
-
0
0
P
-
1
1
**0/P
GP
0
0
P
RSR.1 RSR.0
0
0
P
P57
U
P
P
P67
U
P
P
P77
U
P
P
X
U
U
0
0
P
P56
U
P
P
P66
U
P
P
P76
U
P
P
X
U
U
This specification is subject to change without prior notice.
06.25.2003 (V1.1)
20