2–8
Altera Corporation
Stratix Device Handbook, Volume 2
July 2005
Using TriMatrix Memory
In the single-port RAM configuration, the outputs can only be in
read-during-write mode, which means that during the write operation,
data written to the RAM flows through to the RAM outputs. When the
output registers are bypassed, the new data is available on the rising edge
of the same clock cycle it was written on. For more information about
Figure 2–3 shows timing waveforms for read and write operations in
single-port mode.
Figure 2–3. Single-Port Timing Waveforms
Implementing Simple Dual-Port Mode
Simple dual-port memory supports a simultaneous read and write.
Figure 2–4 shows the simple dual-port memory configuration for
TriMatrix memory. All memory block types support this configuration.
Figure 2–4. Simple Dual-Port Memory Note (1) (1)
Simple dual-port RAM supports read/write clock mode in addition to the
input/output clock mode shown.
in clock
wren
address
data_in
synch_data_out
an-1
din-1
din
din4
din5
a6
din6
an
a0
a1
a2
a3
a4
a5
asynch_data_out
din-2
din-1
din
dout0
dout1
dout2
dout3
din4
din-1
din
dout0
dout1
dout2
dout3
din4
din5
data[]
wraddress[]
wren
inclock
inclocken
inaclr
rdaddress[]
rden
q[]
outclock
outclocken
outaclr
Dual-Port Memory