6–60
Altera Corporation
Stratix GX Device Handbook, Volume 1
June 2006
High-Speed I/O Specification
fHSDR Device
operation
(LVDS,
LVPECL,
HyperTransport
technology)
J = 10
300
840
300
840
300
840
Mbps
J = 8
300
840
300
840
300
840
Mbps
J = 7
300
840
300
840
300
840
Mbps
J = 4
300
840
300
840
300
840
Mbps
J = 2
100
624
100
624
100
462
Mbps
J = 1 (LVDS and
LVPECL only)
100
462
100
462
100
462
Mbps
fHSDRDPA (LVDS,
LVPECL)
J=10
300
1000
300
840
300
840
Mbps
J=8
300
1000
300
840
300
840
Mbps
fHSCLK (Clock
frequency)
(PCML)
fHSCLK =
fHSDR / W
W = 1 to 30
10
400
10
400
10
311
MHz
fHSDR Device
operation
(PCML)
J = 10
300
400
300
400
300
311
Mbps
J = 8
300
400
300
400
300
311
Mbps
J = 7
300
400
300
400
300
311
Mbps
J = 4
300
400
300
400
300
311
Mbps
J = 2
100
400
100
400
100
300
Mbps
J = 1
100
250
100
250
100
200
Mbps
DPA Run
Length
6400
UI
DPA Jitter
Tolerance(p-p)
all data rates
0.44
UI
DPA Minimum
Eye opening
(p-p)
0.56
UI
DPA Receiver
Latency
59
5
9
5
9
Table 6–87. High-Speed I/O Specifications (Part 2 of 4)
Notes (1), (2)
Symbol
Conditions
-5 Speed Grade
-6 Speed Grade
-7 Speed Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max