• <pre id="xjmy0"></pre>
    <small id="xjmy0"><noframes id="xjmy0"></noframes></small>
    <pre id="xjmy0"><td id="xjmy0"></td></pre>
    <label id="xjmy0"></label>
    參數(shù)資料
    型號: EP20K200EQC240-2
    廠商: Altera
    文件頁數(shù): 79/117頁
    文件大?。?/td> 0K
    描述: IC APEX 20KE FPGA 200K 240-PQFP
    產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
    標(biāo)準(zhǔn)包裝: 24
    系列: APEX-20K®
    LAB/CLB數(shù): 832
    邏輯元件/單元數(shù): 8320
    RAM 位總計: 106496
    輸入/輸出數(shù): 168
    門數(shù): 404000
    電源電壓: 1.71 V ~ 1.89 V
    安裝類型: 表面貼裝
    工作溫度: 0°C ~ 85°C
    封裝/外殼: 240-BFQFP
    供應(yīng)商設(shè)備封裝: 240-PQFP(32x32)
    64
    Altera Corporation
    APEX 20K Programmable Logic Device Family Data Sheet
    Table 29. APEX 20KE Device DC Operating Conditions
    Symbol
    Parameter
    Conditions
    Min
    Typ
    Max
    Unit
    VIH
    High-level LVTTL, CMOS, or 3.3-V
    PCI input voltage
    1.7, 0.5
    × VCCIO
    4.1
    V
    VIL
    Low-level LVTTL, CMOS, or 3.3-V
    PCI input voltage
    –0.5
    0.8, 0.3
    × VCCIO
    V
    VOH
    3.3-V high-level LVTTL output
    voltage
    IOH = –12 mA DC,
    VCCIO =3.00 V (11)
    2.4
    V
    3.3-V high-level LVCMOS output
    voltage
    IOH = –0.1 mA DC,
    VCCIO =3.00 V (11)
    VCCIO –0.2
    V
    3.3-V high-level PCI output voltage IOH = –0.5 mA DC,
    VCCIO = 3.00 to 3.60 V
    0.9
    × VCCIO
    V
    2.5-V high-level output voltage
    IOH = –0.1 mA DC,
    VCCIO =2.30 V (11)
    2.1
    V
    IOH = –1 mA DC,
    VCCIO =2.30 V (11)
    2.0
    V
    IOH = –2 mA DC,
    VCCIO =2.30 V (11)
    1.7
    V
    VOL
    3.3-V low-level LVTTL output
    voltage
    IOL = 12 mA DC,
    VCCIO =3.00 V (12)
    0.4
    V
    3.3-V low-level LVCMOS output
    voltage
    IOL = 0.1 mA DC,
    VCCIO =3.00 V (12)
    0.2
    V
    3.3-V low-level PCI output voltage IOL = 1.5 mA DC,
    VCCIO = 3.00 to 3.60 V
    0.1
    × VCCIO
    V
    2.5-V low-level output voltage
    IOL = 0.1 mA DC,
    VCCIO =2.30 V (12)
    0.2
    V
    IOL = 1 mA DC,
    VCCIO =2.30 V (12)
    0.4
    V
    IOL = 2 mA DC,
    VCCIO =2.30 V (12)
    0.7
    V
    II
    Input pin leakage current
    VI = 4.1 to –0.5 V (13)
    –10
    10
    A
    IOZ
    Tri-stated I/O pin leakage current
    VO = 4.1 to –0.5 V (13)
    –10
    10
    A
    ICC0
    VCC supply current (standby)
    (All ESBs in power-down mode)
    VI = ground, no load, no
    toggling inputs, -1 speed
    grade
    10
    mA
    VI = ground, no load, no
    toggling inputs,
    -2, -3 speed grades
    5mA
    RCONF
    Value of I/O pin pull-up resistor
    before and during configuration
    VCCIO = 3.0 V (14)
    20
    50
    k
    VCCIO = 2.375 V (14)
    30
    80
    k
    VCCIO =1.71 V (14)
    60
    150
    k
    相關(guān)PDF資料
    PDF描述
    RMC60DRYS CONN EDGECARD 120PS DIP .100 SLD
    ACB80DHLR CONN EDGECARD 160PS .050 DIP SLD
    M1A3PE3000-PQG208 IC FPGA 1KB FLASH 3M 208-PQFP
    A3PE3000-PQ208 IC FPGA 1KB FLASH 3M 208-PQFP
    5CGXFC7C7U19C8NES IC CYCLONE V FPGA 150K 484-UBGA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    EP20K200EQC240-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
    EP20K200EQC240-2N 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 832 Macro 168 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K200EQC240-2X 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 832 Macro 168 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K200EQC240-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 CPLD - APEX 20K 832 Macro 168 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EP20K200EQC240-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA