參數(shù)資料
型號(hào): EP20K400GI655-1
元件分類: CPU監(jiān)測
英文描述: RTC Module With CPU Supervisor
中文描述: 時(shí)鐘模塊CPU監(jiān)控
文件頁數(shù): 15/114頁
文件大小: 1623K
代理商: EP20K400GI655-1
Altera Corporation
111
APEX 20K Programmable Logic Device Family Data Sheet
Note to Tables 107 - 112:
(1)
The timing information for these tables is preliminary.
Tables 113 and 114 show selectable I/O standard input and output delays
for APEX 20KE devices. If you select an I/O standard input or output
delay other than LVCMOS, add or subtract the selected speed grade to or
from the LVCMOS value.
Table 112. EP20K1500E External Bidirectional Timing Parameters
Symbol
-1 Speed Grade
-2 Speed Grade
-3 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
tINSUBIDIR
2.70
3.06
3.21
ns
tINHBIDIR
0.00
ns
tOUTCOBIDIR
2.00
5.99
2.00
6.67
2.00
7.22
ns
tXZBIDIR
7.90
8.68
8.98
ns
tZXBIDIR
7.90
8.68
8.98
ns
tINSUBIDIRPLL
4.61
5.12
ns
tINHBIDIRPLL
0.00
ns
tOUTCOBIDIRPLL
0.50
2.46
0.50
2.80
ns
tXZBIDIRPLL
4.36
4.81
ns
tZXBIDIRPLL
4.36
4.81
ns
Table 113. Selectable I/O Standard Input Delays
Symbol
-1 Speed Grade
-2 Speed Grade
-3 Speed Grade
Unit
Min
Max
Min
Max
Min
Max
Min
LVCMOS
0.00
ns
LVTTL
0.00
ns
2.5 V
0.00
0.04
0.05
ns
1.8 V
–0.11
0.03
0.04
ns
PCI
0.01
0.09
0.10
ns
GTL+
–0.24
–0.23
–0.19
ns
SSTL-3 Class I
–0.32
–0.21
–0.47
ns
SSTL-3 Class II
–0.08
0.03
–0.23
ns
SSTL-2 Class I
–0.17
–0.06
–0.32
ns
SSTL-2 Class II
–0.16
–0.05
–0.31
ns
LVDS
–0.12
ns
CTT
0.00
ns
AGP
0.00
ns
相關(guān)PDF資料
PDF描述
EP20K400GI655-1ES RTC Module With CPU Supervisor
EP20K400GI655-2 RTC Module With CPU Supervisor
EP20K400GI655-2ES RTC Module With CPU Supervisor
EP20K400GI655-3 RTC Module With CPU Supervisor
EP20K400GI655-3ES RTC Module With CPU Supervisor
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP20K400GI655-1ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K400GI655-2 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP20K400GI655-2ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA
EP20K400GI655-3 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Field Programmable Gate Array (FPGA)
EP20K400GI655-3ES 制造商:未知廠家 制造商全稱:未知廠家 功能描述:FPGA