參數(shù)資料
型號: EP2AGX125DF25I3
廠商: Altera
文件頁數(shù): 54/90頁
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 125K 572FBGA
標準包裝: 5
系列: Arria II GX
LAB/CLB數(shù): 4964
邏輯元件/單元數(shù): 118143
RAM 位總計: 8315904
輸入/輸出數(shù): 260
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 572-FBGA
供應商設備封裝: 572-FBGA
1–50
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
Sinusoidal jitter tolerance (peak-
to-peak)
Jitter Frequency = 38.2 KHz
Data rate = 6.375 Gbps
Pattern = PRBS31 BER = 10-12
> 0.5
UI
Jitter Frequency = 3.82 MHz
Data rate = 6.375 Gbps
Pattern = PRBS31 BER = 10-12
> 0.05
UI
Jitter Frequency = 20 MHz
Data rate = 6.375 Gbps
Pattern = PRBS31 BER = 10-12
> 0.05
UI
SDI Transmitter Jitter Generation (12)
Alignment jitter
(peak-to-peak)
Data rate = 1.485 Gbps (HD)
Pattern = color bar Low-frequency
roll-off = 100 KHz
0.2
0.2
UI
Data rate = 2.97 Gbps (3G) Pattern
= color bar Low-frequency roll-off
= 100 KHz
0.3
0.3
UI
SDI Receiver Jitter Tolerance (12)
Sinusoidal jitter tolerance (peak-
to-peak)
Jitter frequency = 15 KHz
Data rate = 2.97 Gbps (3G) Pattern
= single line scramble color bar
> 2
UI
Jitter frequency = 100 KHz
Data rate = 2.97 Gbps (3G) Pattern
= single line scramble color bar
> 0.3
UI
Jitter frequency = 148.5 MHz
Data rate = 2.97 Gbps (3G) Pattern
= single line scramble color bar
> 0.3
UI
Sinusoidal jitter tolerance (peak-
to-peak)
Jitter frequency = 20 KHz
Data rate = 1.485 Gbps (HD)
pattern = 75% color bar
> 1
UI
Jitter frequency = 100 KHz
Data rate = 1.485 Gbps (HD)
Pattern = 75% color bar
> 0.2
UI
Jitter frequency = 148.5 MHz
Data rate = 1.485 Gbps (HD)
Pattern = 75% color bar
> 0.2
UI
SAS Transmit Jitter Generation (13)
Total jitter at 1.5 Gbps (G1)
Pattern = CJPAT
0.55
0.55
UI
Deterministic jitter at 1.5 Gbps
(G1)
Pattern = CJPAT
0.35
0.35
UI
Total jitter at 3.0 Gbps (G2)
Pattern = CJPAT
0.55
0.55
UI
Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 5 of 7)
Symbol/
Description
Conditions
–C3 and –I3
–C4 and –I4
Unit
Min
Typ
Max
Min
Typ
Max
相關PDF資料
PDF描述
EP2AGX95EF35I3 IC ARRIA II GX FPGA 95K 1152FBGA
EP2AGX95EF29I3 IC ARRIA II GX FPGA 95K 780FBGA
IDT71V3556S100PFG8 IC SRAM 4MBIT 100MHZ 100TQFP
EP2AGX65DF25I3 IC ARRIA II GX FPGA 65K 572FBGA
EP2AGX45DF29I3 IC ARRIA II GX FPGA 45K 780FBGA
相關代理商/技術參數(shù)
參數(shù)描述
EP2AGX125DF25I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125DF25I5 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125DF25I5N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256