參數(shù)資料
型號(hào): EP2AGX125DF25I3N
廠商: Altera
文件頁(yè)數(shù): 52/90頁(yè)
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 125K 572FBGA
標(biāo)準(zhǔn)包裝: 5
系列: Arria II GX
LAB/CLB數(shù): 4964
邏輯元件/單元數(shù): 118143
RAM 位總計(jì): 8315904
輸入/輸出數(shù): 260
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 572-FBGA
供應(yīng)商設(shè)備封裝: 572-FBGA
1–48
Chapter 1: Device Datasheet for Arria II Devices
Switching Characteristics
December 2013
Altera Corporation
Peak-to-peak jitter
Jitter frequency = 22.1 KHz
> 8.5
UI
Peak-to-peak jitter
Jitter frequency =
1.875 MHz
> 0.1
UI
Peak-to-peak jitter
Jitter frequency = 20 MHz
> 0.1
UI
PCIe Transmit Jitter Generation (8)
Total jitter at 2.5 Gbps (Gen1)—
x1, x4, and x8
Compliance pattern
0.25
0.25
UI
Total jitter at 5 Gbps (Gen2)—
x1, x4, and x8
Compliance pattern
0.25
UI
PCIe Receiver Jitter Tolerance (8)
Total jitter at 2.5 Gbps (Gen1)
Compliance pattern
> 0.6
UI
Total jitter at 5 Gbps (Gen2)
Compliance pattern
Not supported
UI
PCIe (Gen 1) Electrical Idle Detect Threshold
VRX-IDLE-DETDIFFp-p (9)
Compliance pattern
65
175
65
175
UI
SRIO Transmit Jitter Generation (10)
Deterministic jitter
(peak-to-peak)
Data rate = 1.25, 2.5, 3.125 Gbps
Pattern = CJPAT
0.17
0.17
UI
Total jitter (peak-to-peak)
Data rate = 1.25, 2.5, 3.125 Gbps
Pattern = CJPAT
0.35
0.35
UI
SRIO Receiver Jitter Tolerance (10)
Deterministic jitter tolerance
(peak-to-peak)
Data rate = 1.25, 2.5, 3.125 Gbps
Pattern = CJPAT
> 0.37
UI
Combined deterministic and
random jitter tolerance (peak-to-
peak)
Data rate = 1.25, 2.5, 3.125 Gbps
Pattern = CJPAT
> 0.55
UI
Sinusoidal jitter tolerance (peak-
to-peak)
Jitter frequency = 22.1 KHz
Data rate = 1.25, 2.5, 3.125 Gbps
Pattern = CJPAT
> 8.5
UI
Jitter frequency = 1.875 MHz
Data rate = 1.25, 2.5, 3.125 Gbps
Pattern = CJPAT
> 0.1
UI
Jitter frequency = 20 MHz
Data rate = 1.25, 2.5, 3.125 Gbps
Pattern = CJPAT
> 0.1
UI
GIGE Transmit Jitter Generation (11)
Deterministic jitter
(peak-to-peak)
Pattern = CRPAT
0.14
0.14
UI
Total jitter (peak-to-peak)
Pattern = CRPAT
0.279
0.279
UI
Table 1–41. Transceiver Block Jitter Specifications for Arria II GZ Devices (Note 1), (2) (Part 3 of 7)
Symbol/
Description
Conditions
–C3 and –I3
–C4 and –I4
Unit
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
IDT71V547S80PFGI8 IC SRAM 4MBIT 80NS 100TQFP
IDT71V547S100PFGI8 IC SRAM 4MBIT 100NS 100TQFP
IDT71V416S15YG IC SRAM 4MBIT 15NS 44SOJ
AYM43DTMN-S189 CONN EDGECARD 86POS R/A .156 SLD
EP2AGX95DF25I3N IC ARRIA II GX FPGA 95K 572FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGX125DF25I5 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Arria II GX 4964 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125DF25I5N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Arria II GX 4964 LABs 260 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C4N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX125EF29C5 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門陣列 FPGA - Arria II GX 4964 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256