參數(shù)資料
型號: EP2AGX45DF25C4N
廠商: Altera
文件頁數(shù): 73/90頁
文件大小: 0K
描述: IC ARRIA II GX FPGA 45K 572FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 5
系列: Arria II GX
LAB/CLB數(shù): 1805
邏輯元件/單元數(shù): 42959
RAM 位總計(jì): 3517440
輸入/輸出數(shù): 252
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 572-FBGA
供應(yīng)商設(shè)備封裝: 572-FBGA
其它名稱: 544-2708
Chapter 1: Device Datasheet for Arria II Devices
1–67
Switching Characteristics
December 2013
Altera Corporation
Figure 1–5 shows the LVDS soft-CDR/DPA sinusoidal jitter tolerance specification for
Arria II GZ devices at a data rate less than 1.25 Gbps and all the Arria II GX devices.
Table 1–55. DPA Lock Time Specifications for Arria II Devices (Note 1), (2), (3)
Standard
Training Pattern
Number of Data
Transitions in One
Repetition of the
Training Pattern
Number of
Repetitions per
256 Data
Transitions (4)
Maximum
SPI-4
00000000001111111111
2
128
640 data transitions
Parallel Rapid I/O
00001111
2
128
640 data transitions
10010000
4
64
640 data transitions
Miscellaneous
10101010
8
32
640 data transitions
01010101
8
32
640 data transitions
Notes to Table 1–55:
(1) The DPA lock time is for one channel.
(2) One data transition is defined as a 0-to-1 or 1-to-0 transition.
(3) The DPA lock time stated in the table applies to both commercial and industrial grade.
(4) This is the number of repetitions for the stated training pattern to achieve the 256 data transitions.
Figure 1–5. LVDS Soft-CDR/DPA Sinusoidal Jitter Tolerance Specification for All Arria II GX Devices and for Arria II GZ
Devices at a Data Rate less than 1.25 Gbps
0.1
P-P
baud/1667
20,000,000
Jitter Frequency (Hz)
Sinusoidal Jitter Amplitude (UI)
20db/dec
相關(guān)PDF資料
PDF描述
EPF10K100EBC356-1 IC FLEX 10KE FPGA 100K 356-BGA
IDT70V25L15PF IC SRAM 128KBIT 15NS 100TQFP
M1AFS1500-2FGG256I IC FPGA 8MB FLASH 1.5M 256-FBGA
P1AFS1500-2FG256I IC FPGA PIGEON POINT 256-FBGA
AFS1500-2FG256I IC FPGA 8MB FLASH 1.5M 256-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGX45DF25C5 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 1805 LABs 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX45DF25C5N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 1805 LABs 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX45DF25C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 1805 LABs 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGX45DF25C6ES 制造商:Altera Corporation 功能描述:IC ARRIA II GX FPGA 572FBGA
EP2AGX45DF25C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Arria II GX 1805 LABs 252 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256