參數(shù)資料
型號(hào): EP2AGX95EF35I5N
廠商: Altera
文件頁(yè)數(shù): 31/90頁(yè)
文件大?。?/td> 0K
描述: IC ARRIA II GX FPGA 95K 1152FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 3
系列: Arria II GX
LAB/CLB數(shù): 3747
邏輯元件/單元數(shù): 89178
RAM 位總計(jì): 6839296
輸入/輸出數(shù): 452
電源電壓: 0.87 V ~ 0.93 V
安裝類(lèi)型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1152-BBGA
供應(yīng)商設(shè)備封裝: 1152-FBGA(27x27)
Chapter 1: Device Datasheet for Arria II Devices
1–29
Switching Characteristics
December 2013
Altera Corporation
Transceiver Clocks
Calibration block clock
frequency (cal_blk_clk)
10
125
10
125
MHz
fixedclk
clock frequency
PCIe Receiver
Detect
125
125
MHz
reconfig_clk
clock
frequency
Dynamic
reconfiguration
clock frequency
2.5/
37.5
—50
2.5/
37.5
—50
MHz
Delta time between
reconfig_clks
——
2
2
ms
Transceiver block minimum
power-down
(gxb_powerdown) pulse
width
—1
1
s
Receiver
Supported I/O Standards
1.4-V PCML, 1.5-V PCML, 2.5-V PCML, LVPECL, and LVDS
600
6375
600
3750
Mbps
Absolute VMAX for a receiver
pin (6)
——
1.6
1.6
V
Operational VMAX for a
receiver pin
——
1.5
1.5
V
Absolute VMIN for a receiver
pin
-0.4
-0.4
V
Maximum peak-to-peak
differential input voltage VID
(diff p-p) before device
configuration
——
1.6
1.6
V
Maximum peak-to-peak
differential input voltage VID
(diff p-p) after device
configuration
VICM = 0.82 V
setting
2.7
2.7
V
VICM =1.1 V setting
1.6
1.6
V
Minimum differential eye
opening at receiver serial
input pins (8)
Data Rate =
600 Mbps to
5 Gbps
Equalization = 0
DC gain = 0 dB
100
165
mV
Data Rate > 5 Gbps
Equalization = 0
DC gain = 0 dB
165
165
mV
VICM
VICM = 0.82 V
setting
820 ± 10%
mV
VICM = 1.1 V setting
1100 ± 10%
mV
Table 1–35. Transceiver Specifications for Arria II GZ Devices (Part 2 of 5)
Symbol/
Description
Conditions
–C3 and –I3 (1)
–C4 and –I4
Unit
Min
Typ
Max
Min
Typ
Max
相關(guān)PDF資料
PDF描述
EP2AGX95EF35C4N IC ARRIA II GX FPGA 95K 1152FBGA
EP2AGX95EF29I3N IC ARRIA II GX FPGA 95K 780FBGA
EP1S40F1508C7N IC STRATIX FPGA 40K LE 1508-FBGA
EP1SGX25CF672C6 IC STRATIX GX FPGA 25KLE 672FBGA
EP4SGX70HF35C4 IC STRATIX IV FPGA 70K 1152FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP2AGXF35NAH 制造商:Altera Corporation 功能描述:
EP2AGZ225FF35C3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GZ 8960 LABs 554 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGZ225FF35C4N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GZ 8960 LABs 554 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGZ225FF35I3N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GZ 8960 LABs 554 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP2AGZ225FF35I4N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Arria II GZ 8960 LABs 554 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256