Altera Corporation
5–51
April 2011
Stratix II Device Handbook, Volume 1
DC & Switching Characteristics
IOE Programmable Delay
Table 5–69. Stratix II IOE Programmable Delay on Column Pins
Parameter
Paths Affected
Available
Settings
Minimum
-3 Speed
-4 Speed
Grade
-5 Speed
Grade
Min
Offset
(ps)
Max
Offset
(ps)
Min
Offset
(ps)
Max
Offset
(ps)
Min
Offset
(ps)
Max
Offset
(ps)
Min
Offset
(ps)
Max
Offset
(ps)
Input delay from
pin to internal
cells
Pad to I/O
dataout to logic
array
80
0
1,696
1,781
0
2,881
3,025
0
3,313
0
3,860
Input delay from
pin to input
register
Pad to I/O input
register
64
0
1,955
2,053
0
3,275
3,439
0
3,766
0
4,388
Delay from
output register
to output pin
I/O output
register to pad
20
0
316
332
0
500
525
0
575
0
670
Output enable
pin delay
tXZ, tZX
20
0
305
320
0
483
507
0
556
0
647
(1)
The incremental values for the settings are generally linear. For the exact delay associated with each setting, use the
latest version of the Quartus II software.
(2)
The first number is the minimum timing parameter for industrial devices. The second number is the minimum
timing parameter for commercial devices.
(3)
The first number applies to -3 speed grade EP2S15, EP2S30, EP2S60, and EP2S90 devices. The second number
applies to -3 speed grade EP2S130 and EP2S180 devices.