
Altera Corporation
7–101
January 2008
Stratix II Device Handbook, Volume 2
Configuring Stratix II and Stratix II GX Devices
DATA[7..1]
I/O
Parallel
configuration
schemes
(FPP and
PPA)
Inputs
Data inputs. Byte-wide configuration data is
presented to the target device on
DATA[7..0]
.
The VIH and VIL levels for this pin are
dependent on the input buffer selected by the
VCCSEL
In serial configuration schemes, they function
as user I/O pins during configuration, which
means they are tri-stated.
After PPA or FPP configuration,
DATA[7..1]
are available as user I/O pins
and the state of these pin depends on the
Dual-Purpose Pin settings.
DATA7
I/O
PPA
Bidirectional
In the PPA configuration scheme, the DATA7
pin presents the RDYnBSY signal after the
nRS
signal has been strobed low.
The VIH and VIL levels for this pin are
dependent on the input buffer selected by the
VCCSEL
In serial configuration schemes, it functions as
a user I/O pin during configuration, which
means it is tri-stated.
After PPA configuration, DATA7 is available as
a user I/O and the state of this pin depends on
the Dual-Purpose Pin settings.
nWS
I/O
PPA
Input
Write strobe input. A low-to-high transition
causes the device to latch a byte of data on the
DATA[7..0]
pins.
In non-PPA schemes, it functions as a user I/O
pin during configuration, which means it is
tri-stated.
After PPA configuration, nWS is available as a
user I/O pins and the state of this pin depends
on the Dual-Purpose Pin settings.
Table 7–22. Dedicated Configuration Pins on the Stratix II and Stratix II GX Device (Part 8 of 10)
Pin Name
User Mode
Configuration
Scheme
Pin Type
Description