V" />
參數(shù)資料
型號: EP4CE115F29I8L
廠商: Altera
文件頁數(shù): 36/42頁
文件大?。?/td> 0K
描述: IC CYCLONE IV FPGA 115K 780-FBGA
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產(chǎn)品: Cyclone? IV FPGAs
標準包裝: 36
系列: CYCLONE® IV E
LAB/CLB數(shù): 7155
邏輯元件/單元數(shù): 114480
RAM 位總計: 3981312
輸入/輸出數(shù): 528
電源電壓: 0.97 V ~ 1.03 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 780-BBGA
供應(yīng)商設(shè)備封裝: 780-FBGA(29x29)
Chapter 1: Cyclone IV Device Datasheet
1–41
Glossary
December 2013
Altera Corporation
V
VCM(DC)
DC common mode input voltage.
VDIF(AC)
AC differential input voltage: The minimum AC input differential voltage required for switching.
VDIF(DC)
DC differential input voltage: The minimum DC input differential voltage required for switching.
VICM
Input common mode voltage: The common mode of the differential signal at the receiver.
VID
Input differential voltage swing: The difference in voltage between the positive and
complementary conductors of a differential transmission at the receiver.
VIH
Voltage input high: The minimum positive voltage applied to the input that is accepted by the
device as a logic high.
VIH(AC)
High-level AC input voltage.
VIH(DC)
High-level DC input voltage.
VIL
Voltage input low: The maximum positive voltage applied to the input that is accepted by the
device as a logic low.
VIL (AC)
Low-level AC input voltage.
VIL (DC)
Low-level DC input voltage.
VIN
DC input voltage.
VOCM
Output common mode voltage: The common mode of the differential signal at the transmitter.
VOD
Output differential voltage swing: The difference in voltage between the positive and
complementary conductors of a differential transmission at the transmitter. VOD = VOH – VOL.
VOH
Voltage output high: The maximum positive voltage from an output that the device considers is
accepted as the minimum positive high level.
VOL
Voltage output low: The maximum positive voltage from an output that the device considers is
accepted as the maximum positive low level.
VOS
Output offset voltage: VOS = (VOH + VOL) / 2.
VOX (AC)
AC differential output cross point voltage: the voltage at which the differential output signals
must cross.
VREF
Reference voltage for the SSTL and HSTL I/O standards.
VREF (AC)
AC input reference voltage for the SSTL and HSTL I/O standards. VREF(AC) = VREF(DC) + noise. The
peak-to-peak AC noise on VREF must not exceed 2% of VREF(DC).
VREF (DC)
DC input reference voltage for the SSTL and HSTL I/O standards.
VSWING (AC)
AC differential input voltage: AC input differential voltage required for switching. For the SSTL
differential I/O standard, refer to Input Waveforms.
VSWING (DC)
DC differential input voltage: DC input differential voltage required for switching. For the SSTL
differential I/O standard, refer to Input Waveforms.
VTT
Termination voltage for the SSTL and HSTL I/O standards.
VX (AC)
AC differential input cross point voltage: The voltage at which the differential input signals must
cross.
W
——
X
——
Y
——
Z
——
Table 1–46. Glossary (Part 5 of 5)
Letter
Term
Definitions
相關(guān)PDF資料
PDF描述
A1240A-1PL84I IC FPGA 4K GATES 84-PLCC IND
ASC49DRTN-S734 CONN EDGECARD 98POS DIP .100 SLD
A1460A-PQG160C IC FPGA 6K GATES 160-PQFP
ASC49DRTH-S734 CONN EDGECARD 98POS DIP .100 SLD
A54SX16P-1VQ100M IC FPGA SX 24K GATES 100-VQFP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4CE115F29I8LN 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 7155 LABs 528 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE15 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV FPGA Device Family
EP4CE15E22C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE15E22C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE15E22C7 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256