參數(shù)資料
型號: EP4CE15E22I8L
廠商: Altera
文件頁數(shù): 21/42頁
文件大?。?/td> 0K
描述: IC CYCLONE IV FPGA 15K 144EQFP
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產(chǎn)品: Cyclone? IV FPGAs
標準包裝: 120
系列: CYCLONE® IV E
LAB/CLB數(shù): 963
邏輯元件/單元數(shù): 15408
RAM 位總計: 516096
輸入/輸出數(shù): 81
電源電壓: 0.97 V ~ 1.03 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 144-LQFP 裸露焊盤
供應(yīng)商設(shè)備封裝: 144-EQFP(20x20)
1–28
Chapter 1: Cyclone IV Device Datasheet
Switching Characteristics
December 2013
Altera Corporation
f For more information about the supported maximum clock rate, device and pin
planning, IP implementation, and device termination, refer to Section III: System
Performance Specifications of the External Memory Interfaces Handbook.
1 Actual achievable frequency depends on design- and system-specific factors. Perform
HSPICE/IBIS simulations based on your specific design and system setup to
determine the maximum achievable frequency in your system.
High-Speed I/O Specifications
Table 1–31 through Table 1–36 list the high-speed I/O timing for Cyclone IV devices.
For definitions of high-speed timing specifications, refer to “Glossary” on page 1–37.
Table 1–31. RSDS Transmitter Timing Specifications for Cyclone IV Devices (1), (2), (4) (Part 1 of 2)
Symbol
Modes
C6
C7, I7
C8, A7
C8L, I8L
C9L
Unit
Min
Typ
Max Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max
fHSCLK
(input clock
frequency)
×10
5
180
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×8
5
180
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×7
5
180
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×4
5
180
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×2
5
180
5
155.5
5
155.5
5
155.5
5
132.5
MHz
×1
5
360
5
311
5
311
5
311
5
265
MHz
Device
operation in
Mbps
×10
100
360
100
311
100
311
100
311
100
265
Mbps
×8
80
360
80
311
80
311
80
311
80
265
Mbps
×7
70
360
70
311
70
311
70
311
70
265
Mbps
×4
40
360
40
311
40
311
40
311
40
265
Mbps
×2
20
360
20
311
20
311
20
311
20
265
Mbps
×1
10
360
10
311
10
311
10
311
10
265
Mbps
tDUTY
45
55
45
55
45
55
45
55
45
55
%
Transmitter
channel-to-
channel skew
(TCCS)
200
200
200
200
200
ps
Output jitter
(peak to peak)
500
500
550
600
700
ps
tRISE
20 – 80%,
CLOAD =
5pF
500
500
500
500
500
ps
tFALL
20 – 80%,
CLOAD =
5pF
500
500
500
500
500
ps
相關(guān)PDF資料
PDF描述
ACB70DHLR CONN EDGECARD 140PS .050 DIP SLD
EP4CE15E22I7 IC CYCLONE IV FPGA 15K 144EQFP
EP4CE15E22C6 IC CYCLONE IV FPGA 15K 144EQFP
AT28C010E-15TU IC EEPROM 1MBIT 150NS 32TSOP
AT28C010-12TU IC EEPROM 1MBIT 120NS 32TSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4CE15E22I8LN 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 963 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE15F17A7N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 963 LABs 165 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE15F17C6 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 963 LABs 165 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE15F17C6N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 963 LABs 165 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CE15F17C7 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV E 963 LABs 165 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256