參數(shù)資料
型號: EP4CGX110DF31C8N
廠商: Altera
文件頁數(shù): 18/42頁
文件大?。?/td> 0K
描述: IC CYCLONE IV FPGA 110K 896FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
Cyclone IV FPGA Family Overview
特色產(chǎn)品: Cyclone? IV FPGAs
標(biāo)準(zhǔn)包裝: 27
系列: CYCLONE® IV GX
LAB/CLB數(shù): 6839
邏輯元件/單元數(shù): 109424
RAM 位總計: 5621760
輸入/輸出數(shù): 475
電源電壓: 1.16 V ~ 1.24 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 896-BBGA
供應(yīng)商設(shè)備封裝: 896-FBGA(31x31)
Chapter 1: Cyclone IV Device Datasheet
1–25
Switching Characteristics
December 2013
Altera Corporation
tDLOCK
Time required to lock dynamically (after switchover,
reconfiguring any non-post-scale counters/delays or
areset
is deasserted)
——
1
ms
tOUTJITTER_PERIOD_DEDCLK (6)
Dedicated clock output period jitter
FOUT 100 MHz
300
ps
FOUT < 100 MHz
30
mUI
tOUTJITTER_CCJ_DEDCLK (6)
Dedicated clock output cycle-to-cycle jitter
FOUT 100 MHz
300
ps
FOUT < 100 MHz
30
mUI
tOUTJITTER_PERIOD_IO (6)
Regular I/O period jitter
FOUT 100 MHz
650
ps
FOUT < 100 MHz
75
mUI
tOUTJITTER_CCJ_IO (6)
Regular I/O cycle-to-cycle jitter
FOUT 100 MHz
650
ps
FOUT < 100 MHz
75
mUI
tPLL_PSERR
Accuracy of PLL phase shift
±50
ps
tARESET
Minimum pulse width on areset signal.
10
ns
tCONFIGPLL
Time required to reconfigure scan chains for PLLs
3.5 (7)
SCANCLK
cycles
fSCANCLK
scanclk
frequency
100
MHz
tCASC_OUTJITTER_PERIOD_DEDCLK
Period jitter for dedicated clock output in cascaded
PLLs (FOUT 100 MHz)
425
ps
Period jitter for dedicated clock output in cascaded
PLLs (FOUT 100 MHz)
42.5
mUI
Notes to Table 1–25:
(1) This table is applicable for general purpose PLLs and multipurpose PLLs.
(2) You must connect VCCD_PLL to VCCINT through the decoupling capacitor and ferrite bead.
(3) This parameter is limited in the Quartus II software by the I/O maximum frequency. The maximum I/O frequency is different for each I/O
standard.
(4) The VCO frequency reported by the Quartus II software in the PLL Summary section of the compilation report takes into consideration the VCO
post-scale counter K value. Therefore, if the counter K has a value of 2, the frequency reported can be lower than the fVCO specification.
(5) A high input jitter directly affects the PLL output jitter. To have low PLL output clock jitter, you must provide a clean clock source that is less
than 200 ps.
(6) Peak-to-peak jitter with a probability level of 10–12 (14 sigma, 99.99999999974404% confidence level). The output jitter specification applies
to the intrinsic jitter of the PLL when an input jitter of 30 ps is applied.
(7) With 100-MHz scanclk frequency.
(8) The cascaded PLLs specification is applicable only with the following conditions:
Upstream PLL—0.59 MHz Upstream PLL bandwidth < 1 MHz
Downstream PLL—Downstream PLL bandwidth > 2 MHz
(9) PLL cascading is not supported for transceiver applications.
Table 1–25. PLL Specifications for Cyclone IV Devices (1), (2) (Part 2 of 2)
Symbol
Parameter
Min
Typ
Max
Unit
相關(guān)PDF資料
PDF描述
ACM43DRAH CONN EDGECARD 86POS .156 R/A
A42MX36-FBGG272 IC FPGA MX SGL CHIP 54K 272-PBGA
A42MX36-FBG272 IC FPGA MX SGL CHIP 54K 272-PBGA
ACC49DREI-S734 CONN EDGECARD 98POS .100 EYELET
M1A3PE3000-FG484 IC FPGA 1KB FLASH 3M 484-FBGA
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4CGX110DF31I7 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV GX 6839 LABs 475 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX110DF31I7N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Cyclone IV GX 6839 LABs 475 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4CGX110F17C8 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV Device Datasheet
EP4CGX110F23C8N 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV FPGA Device Faily Overview
EP4CGX110F23I7N 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Cyclone IV Device Datasheet