參數(shù)資料
型號: EP4S40G2F40I1N
廠商: Altera
文件頁數(shù): 4/22頁
文件大?。?/td> 0K
描述: IC STRATIX IV FPGA 230K 1517FBGA
產(chǎn)品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 3
系列: STRATIX® IV GT
LAB/CLB數(shù): 9120
邏輯元件/單元數(shù): 228000
RAM 位總計: 17544192
輸入/輸出數(shù): 654
電源電壓: 0.92 V ~ 0.98 V
安裝類型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1517-BBGA
供應商設備封裝: 1517-FBGA(40x40)
1
–12
Chap
te
r1:
Ove
rvie
w
fo
rth
e
St
ra
tix
IV
De
vic
e
Family
Ar
chitec
tur
eFea
tur
es
Stra
Sep
tember
2
012
Al
tera
Cor
por
atio
n
Volume
M9K Blocks
(256 x
36 bits)
462
660
950
1,235
936
1,248
1,280
M144K
Blocks
(2048 x
72 bits)
16
20
22
36
48
64
Total Memory
(MLAB+M9K
+M144K) Kb
7,370
9,564
13,627
17,133
17,248
22,564
27,376
Embedded
Multipliers
18 x 18 (2)
384
512
920
1,288
832
1,040
1,02
4
1,024
PLLs
3
4
3
4
3
6
8
3
6
8
4
6
8
12
4
6
8
12
User I/Os (3)
372
488
372
48
8
372
56
4
56
4
74
4
372
564
56
4
74
4
289
564
56
4
74
4
88
0
92
0
289
564
56
4
74
4
88
0
920
880
920
Speed Grade
(fastest to
slowest) (5)
–2
,
–3,
–4
–2,
–3,
–4
–2
,
–3,
–4
–2
,
–3,
–4
–2,
–3,
–4
–2
,
–3,
–4
–2
,
–3,
–4
–2
,
–3
,
–4
–2,
–3,
–4
–2
,
–3,
–4
–2
,
–3,
–4
–2,
–3,
–4
–2,
–3,
–4
–2
,
–3,
–4
–2
,
–3,
–4
–2,
–3,
–4
–2,
–3,
–4
–2,
–3,
–4
–2,
–3,
–4
–2
,
–3,
–4
–2
,
–3,
–4
–2,
–3,
–4
–2,
–3,
–4
–2,
–3,
–4
–2,
–3,
–4
–2, –3,
–4
–2, –3,
–4
Notes to Table 1–1:
(1) The total number of transceivers is divided equally between the left and right side of each device, except for the devices in the F780 package. These devices have eight transceiver channels located only
on the right side of the device.
(2) Four multiplier adder mode.
(3) The user I/Os count from pin-out files includes all general purpose I/O, dedicated clock pins, and dual purpose configuration pins. Transceiver pins and dedicated configuration pins are not included in
the pin count.
(4) Total pairs of high-speed LVDS SERDES take the lowest channel count of RX/TX.
(5) The difference between the Stratix IV GX devices in the –2 and –2x speed grades is the number of available transceiver channels. The –2 device allows you to use the transceiver CMU blocks as
transceiver channels. The –2x device does NOT allow you to use the CMU blocks as transceiver channels. In addition to the reduction of available transceiver channels in the Stratix IV GX –2x device,
the data rates in the –2x device are limited to 6.5 Gbps.
Table 1–1. Stratix IV GX Device Features (Part 2 of 2)
Feature
EP4SGX70
EP4SGX110
EP4SGX180
EP4SGX230
EP4SGX290
EP4SGX360
EP4SGX530
Package
Option
F780
F
1152
F780
F
1152
F780
F
1152
F1
517
F780
F
1152
F1
517
F780
F
1152
F
1517
F
1760
F1
932
F780
F
1152
F
1517
F
1760
F
1932
F
1760
F
1932
相關PDF資料
PDF描述
EP4SE820H35I4 IC STRATIX IV FPGA 820K 1152HBGA
93LC56AT-E/MNY IC EEPROM SER 2K 256X8 8TDFN
93LC46CT-E/MNY IC EEPROM SER 1K 128X8 8TDFN
EP4SE820H35C3 IC STRATIX IV FPGA 820K 1152HBGA
93C56CT-E/MNY IC EEPROM SER 2K 256X8 8TDFN
相關代理商/技術參數(shù)
參數(shù)描述
EP4S40G2F40I2 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G2F40I2N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G2F40I3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G2F40I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV 9120 LABs 654 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4S40G5H40C2NES1 制造商:Altera Corporation 功能描述:IC FPGA 654 I/O 1517HBGA