
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–28
Switching Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Differential on-chip
termination
resistors
85
setting
85 ± 20%
100
setting
100 ± 20%
120
setting
120 ± 20%
150-
setting
150 ± 20%
Differential and
common mode
return loss
PCIe (Gen 1
and Gen 2),
XAUI,
HiGig+,
CEI SR/LR,
Serial RapidIO
SR/LR,
CPRI LV/HV,
OBSAI,
SATA
Compliant
—
Programmable PPM
——
± 62.5, 100, 125, 200,
250, 300, 500, 1000
ppm
Run length
—
200
—
200
—
200
UI
Programmable
equalization
——
—
16
—
16
—
16
dB
——
—
75
—
75
—
75
s
—15
—
15
—
15
—
s
—
4000
—
4000
—
4000
ns
—
4000
—
4000
—
4000
—
ns
Receiver buffer and
CDR offset
cancellation time
(per channel)
—
17000
—
17000
—
17000
reconfig_clk
cycles
Programmable DC
gain
DC Gain Setting
= 0
—0
—
0
—
0
—
dB
DC Gain Setting
= 1
—3
—
3
—
3
—
dB
DC Gain Setting
= 2
—6
—
6
—
6
—
dB
DC Gain Setting
= 3
—9
—
9
—
9
—
dB
DC Gain Setting
= 4
—12
—
12
—
12
—
dB
EyeQ Max Data Rate
—
4.0
—
4.0
—
4.0
Gbps
Table 1–24. Transceiver Specifications for Stratix IV GT Devices (Part 4 of 8)
Symbol/
Description
Conditions
–1 Industrial Speed
Grade
–2 Industrial Speed
Grade
–3 Industrial Speed
Grade
Unit
Min
Typ
Max
Min
Typ
Max
Min
Typ
Max