參數(shù)資料
型號(hào): EP4SE820H40I3N
廠商: Altera
文件頁(yè)數(shù): 6/82頁(yè)
文件大小: 0K
描述: IC STRATIX IV FPGA 820K 1517HBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝: 3
系列: STRATIX® IV E
LAB/CLB數(shù): 32522
邏輯元件/單元數(shù): 813050
RAM 位總計(jì): 34093056
輸入/輸出數(shù): 976
電源電壓: 0.87 V ~ 0.93 V
安裝類(lèi)型: 表面貼裝
工作溫度: -40°C ~ 100°C
封裝/外殼: 1517-BBGA 裸露焊盤(pán)
供應(yīng)商設(shè)備封裝: 1517-HBGA(42.5x42.5)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–6
Electrical Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Table 1–7 lists the transceiver power supply recommended operating conditions for
Stratix IV GX devices.
Table 1–8 lists the recommended operating conditions for the Stratix IV GT
transceiver power supply.
tRAMP
Power supply ramp time
Normal POR
(PORSEL=0)
0.05
100
ms
Fast POR
(PORSEL=1)
0.05
4
ms
Notes to Table 1–6:
(1) If you do not use the volatile security key, you may connect the VCCBAT to either GND or a 3.0-V power supply.
(2) VCCPD must be 2.5 V when VCCIO is 2.5, 1.8, 1.5, or 1.2 V. VCCPD must be 3.0 V when VCCIO is 3.0 V.
Table 1–6. Recommended Operating Conditions for Stratix IV Devices (Part 2 of 2)
Symbol
Description
Condition
Minimum
Typical
Maximum
Unit
Table 1–7. Transceiver Power Supply Operating Conditions for Stratix IV GX Devices (1)
Symbol
Description
Minimum
Typical
Maximum
Unit
VCCA_L
Transceiver high voltage power (left side)
2.85/2.375
3.15/2.625
V
VCCA_R
Transceiver high voltage power (right side)
VCCHIP_L
Transceiver HIP digital power (left side)
0.87
0.9
0.93
V
VCCHIP_R
Transceiver HIP digital power (right side)
0.87
0.9
0.93
V
VCCR_L
Receiver power (left side)
1.045
1.1
1.155
V
VCCR_R
Receiver power (right side)
1.045
1.1
1.155
V
VCCT_L
Transmitter power (left side)
1.045
1.1
1.155
V
VCCT_R
Transmitter power (right side)
1.045
1.1
1.155
V
VCCL_GXBLn (3)
Transceiver clock power (left side)
1.05
1.1
1.15
V
VCCL_GXBRn (3)
Transceiver clock power (right side)
1.05
1.1
1.15
V
VCCH_GXBLn (3)
Transmitter output buffer power (left side)
1.33/1.425
1.47/1.575
V
VCCH_GXBRn (3)
Transmitter output buffer power (right side)
Notes to Table 1–7:
(1) Transceiver power supplies do not have power-on-reset (POR) circuitry. After initial power-up, violating the transceiver power supply operating
conditions could lead to unpredictable link behavior.
(2) VCCA_L/R must be connected to a 3.0-V supply if the clock multiplier unit (CMU) phase-locked loop (PLL), receiver clock data recovery (CDR),
or both, are configured at a base data rate > 4.25 Gbps. For data rates up to 4.25 Gbps, you can connect VCCA_L/R to either 3.0 V or 2.5 V.
(3) n = 0, 1, 2, or 3.
(4) VCCH_GXBL/R must be connected to a 1.4-V supply if the transmitter channel data rate is > 6.5 Gbps. For data rates up to 6.5 Gbps, you can
connect VCCH_GXBL/R to either 1.4 V or 1.5 V.
Table 1–8. Transceiver Power Supply Operating Conditions for Stratix IV GT Devices (Part 1 of 2) (1), (2)
Symbol
Description
Minimum
Typical
Maximum
Unit
VCCA_L
Transceiver high voltage power (left side)
3.17
3.3
3.43
V
VCCA_R
Transceiver high voltage power (right side)
3.17
3.3
3.43
V
VCCHIP_L
Transceiver HIP digital power (left side)
0.92
0.95
0.98
V
VCCHIP_R
Transceiver HIP digital power (right side)
0.92
0.95
0.98
V
VCCR_L
Receiver power (left side)
1.15
1.2
1.25
V
相關(guān)PDF資料
PDF描述
24AA52-I/ST IC EEPROM 2KBIT 400KHZ 8TSSOP
EP4S40G5H40I3N IC STRATIX IV FPGA 530K 1517HBGA
24AA52-I/MS IC EEPROM 2KBIT 400KHZ 8MSOP
EP4SE820H35I3N IC STRATIX IV FPGA 820K 1152HBGA
24LC08B-E/ST IC EEPROM 8KBIT 400KHZ 8TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SE820H40I4 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Stratix IV E 32522 LABs 976 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SE820H40I4N 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Stratix IV E 32522 LABs 976 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX110 制造商:ALTERA 制造商全稱(chēng):Altera Corporation 功能描述:Stratix IV Device
EP4SGX110DF29C2X 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Stratix IV GX 4224 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX110DF29C2XN 功能描述:FPGA - 現(xiàn)場(chǎng)可編程門(mén)陣列 FPGA - Stratix IV GX 4224 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256