參數(shù)資料
型號: EP4SGX110FF35C4N
廠商: Altera
文件頁數(shù): 9/82頁
文件大?。?/td> 0K
描述: IC STRATIX IV FPGA 110K 1152FBGA
產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 3
系列: Stratix® IV GX
LAB/CLB數(shù): 4224
邏輯元件/單元數(shù): 105600
RAM 位總計: 9793536
輸入/輸出數(shù): 372
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1152-BBGA
供應(yīng)商設(shè)備封裝: 1152-FBGA(27x27)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–9
Electrical Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
The calibration accuracy for calibrated series and parallel OCTs are applicable at the
moment of calibration. When process, voltage, and temperature (PVT) conditions
change after calibration, the tolerance may change. Table 1–12 lists the Stratix IV OCT
without calibration resistance tolerance to PVT changes.
25-
R
S_left_shift
3.0, 2.5, 1.8, 1.5, 1.2
Internal left shift series
termination with calibration
(25-
R
S_left_shift setting)
VCCIO = 3.0, 2.5, 1.8,
1.5, 1.2 V
± 10
%
Notes to Table 1–11:
(1) OCT calibration accuracy is valid at the time of calibration only.
(2) 25-
R
S is not supported for 1.5 V and 1.2 V in Row I/O.
(3) 20-
R
S is not supported for 1.5 V and 1.2 V in Row I/O.
Table 1–11. OCT Calibration Accuracy Specifications for Stratix IV Devices (Part 2 of 2) (1)
Symbol
Description
Conditions
Calibration Accuracy
Unit
C2
C3,I3, M3
C4,I4
Table 1–12. OCT Without Calibration Resistance Tolerance Specifications for Stratix IV Devices
Symbol
Description
Conditions
Resistance Tolerance
Unit
C2
C3,I3, M3
C4,I4
25-
R
S
3.0 and 2.5
Internal series termination
without calibration (25-
setting)
VCCIO = 3.0 and 2.5 V
± 30
± 40
%
25-
R
S
1.8 and 1.5
Internal series termination
without calibration (25-
setting)
VCCIO = 1.8 and 1.5 V
± 30
± 40
%
25-
R
S
1.2
Internal series termination
without calibration (25-
setting)
VCCIO = 1.2 V
± 35
± 50
%
50-
R
S
3.0 and 2.5
Internal series termination
without calibration (50-
setting)
VCCIO = 3.0 and 2.5 V
± 30
± 40
%
50-
R
S
1.8 and 1.5
Internal series termination
without calibration (50-
setting)
VCCIO = 1.8 and 1.5 V
± 30
± 40
%
50-
R
S
1.2
Internal series termination
without calibration (50-
setting)
VCCIO = 1.2 V
± 35
± 50
%
100-
R
D
2.5
Internal differential
termination (100-
setting)
VCCIO = 2.5 V
± 25
%
相關(guān)PDF資料
PDF描述
HSC49DRYI-S93 CONN EDGECARD 98POS DIP .100 SLD
ACC50DRTS-S93 CONN EDGECARD 100PS DIP .100 SLD
ASC50DRTN-S93 CONN EDGECARD 100PS DIP .100 SLD
24LC08BH-I/SN IC EEPROM 8KBIT 400KHZ 8SOIC
24LC02BHT-I/ST IC EEPROM 2KBIT 400KHZ 8TSSOP
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EP4SGX110FF35I3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 4224 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX110FF35I3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 4224 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX110FF35I4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 4224 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX110FF35I4N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 4224 LABs 372 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX110HF35C2 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 4224 LABs 488 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256