參數(shù)資料
型號: EP4SGX230FF35C2XN
廠商: Altera
文件頁數(shù): 8/82頁
文件大?。?/td> 0K
描述: IC STRATIX IV FPGA 230K 1152FBGA
產品培訓模塊: Three Reasons to Use FPGA's in Industrial Designs
標準包裝: 3
系列: Stratix® IV GX
LAB/CLB數(shù): 9120
邏輯元件/單元數(shù): 228000
RAM 位總計: 17544192
輸入/輸出數(shù): 564
電源電壓: 0.87 V ~ 0.93 V
安裝類型: 表面貼裝
工作溫度: 0°C ~ 85°C
封裝/外殼: 1152-BBGA
供應商設備封裝: 1152-FBGA(27x27)
Chapter 1: DC and Switching Characteristics for Stratix IV Devices
1–8
Electrical Characteristics
March 2014
Altera Corporation
Stratix IV Device Handbook
Volume 4: Device Datasheet and Addendum
Bus Hold Specifications
Table 1–10 lists the Stratix IV device family bus hold specifications.
On-Chip Termination (OCT) Specifications
If you enable OCT calibration, calibration is automatically performed at power-up for
I/Os connected to the calibration block. Table 1–11 lists the Stratix IV OCT
termination calibration accuracy specifications.
Table 1–10. Bus Hold Parameters
Parameter
Symbol
Conditions
VCCIO
Unit
1.2 V
1.5 V
1.8 V
2.5 V
3.0 V
Min
Max
Min
Max
Min
Max
Min
Max
Min
Max
Low
sustaining
current
ISUSL
VIN > VIL
(maximum)
22.5
25.0
30.0
50.0
70.0
A
High
sustaining
current
ISUSH
VIN < VIH
(minimum)
-22.5
-25.0
-30.0
-50.0
-70.0
A
Low
overdrive
current
IODL
0V < VIN <
VCCIO
120
160
200
300
500
A
High
overdrive
current
IODH
0V < VIN <
VCCIO
—-120—-160—-200—-300—-500
A
Bus-hold
trip point
VTRIP
0.450.950.501.000.681.070.70
1.70
0.802.00
V
Table 1–11. OCT Calibration Accuracy Specifications for Stratix IV Devices (Part 1 of 2) (1)
Symbol
Description
Conditions
Calibration Accuracy
Unit
C2
C3,I3, M3
C4,I4
25-
R
S
3.0, 2.5, 1.8, 1.5, 1.2
Internal series termination
with calibration (25-
setting)
VCCIO = 3.0, 2.5, 1.8,
1.5, 1.2 V
± 8
%
50-
R
S
3.0, 2.5, 1.8, 1.5, 1.2
Internal series termination
with calibration (50-
setting)
VCCIO = 3.0, 2.5, 1.8,
1.5, 1.2 V
± 8
%
50-
R
T
2.5, 1.8, 1.5, 1.2
Internal parallel termination
with calibration (50-
setting)
VCCIO = 2.5, 1.8, 1.5,
1.2 V
± 10
%
20-
, 40- , and
60-
R
S
3.0, 2.5, 1.8, 1.5, 1.2
Expanded range for internal
series termination with
calibration (20-
, 40-and
60-
R
S setting)
VCCIO = 3.0, 2.5, 1.8,
1.5, 1.2 V
± 10
%
相關PDF資料
PDF描述
93LC66BT-I/MNY IC EEPROM SER 4K 2.5V 8TDFN
AMM28DRYS CONN EDGECARD 56POS DIP .156 SLD
EP4SE230F29I3 IC STRATIX IV FPGA 230K 780FBGA
93LC66AT-I/MNY IC EEPROM SER 4K 2.5V 8TDFN
AMC35DRTN-S93 CONN EDGECARD 70POS DIP .100 SLD
相關代理商/技術參數(shù)
參數(shù)描述
EP4SGX230FF35C3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 9120 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX230FF35C3ES 功能描述:IC STRATIX IV GX 230K 1152-FBGA RoHS:否 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Stratix® IV GX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
EP4SGX230FF35C3N 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 9120 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256
EP4SGX230FF35C3NES 功能描述:IC STRATIX IV GX 230K 1152-FBGA RoHS:是 類別:集成電路 (IC) >> 嵌入式 - FPGA(現(xiàn)場可編程門陣列) 系列:Stratix® IV GX 產品變化通告:XC4000(E,L) Discontinuation 01/April/2002 標準包裝:24 系列:XC4000E/X LAB/CLB數(shù):100 邏輯元件/單元數(shù):238 RAM 位總計:3200 輸入/輸出數(shù):80 門數(shù):3000 電源電壓:4.5 V ~ 5.5 V 安裝類型:表面貼裝 工作溫度:-40°C ~ 100°C 封裝/外殼:120-BCBGA 供應商設備封裝:120-CPGA(34.55x34.55)
EP4SGX230FF35C4 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Stratix IV GX 9120 LABs 564 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風格:SMD/SMT 封裝 / 箱體:FBGA-256