- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19912 > EPC1441PC8 (Altera)IC CONFIG DEVICE 400KBIT 8-DIP PDF資料下載
參數(shù)資料
| 型號： | EPC1441PC8 |
| 廠商： | Altera |
| 文件頁數(shù)： | 25/26頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONFIG DEVICE 400KBIT 8-DIP |
| 產(chǎn)品培訓模塊： | Three Reasons to Use FPGA's in Industrial Designs |
| 標準包裝： | 100 |
| 系列： | EPC |
| 可編程類型： | OTP |
| 存儲容量： | 440kb |
| 電源電壓： | 3 V ~ 3.6 V，4.75 V ~ 5.25 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 8-DIP（0.300"，7.62mm） |
| 供應商設備封裝： | 8-PDIP |
| 包裝： | 管件 |
| 產(chǎn)品目錄頁面： | 604 (CN2011-ZH PDF) |
| 配用： | PLMJ1213-ND - PROGRAMMER ADAPTER 20 PIN J-LEAD |
| 其它名稱： | 544-1224-5 |
Page 8
Device Configuration
Configuration Devices for SRAM-Based LUT Devices
January 2012
Altera Corporation
Figure 3 shows the basic configuration interface connections between a configuration
device chain and the Altera FPGA.
When the first device in a configuration device chain is powered-up or reset, its nCS
pin is driven low because it is connected to the CONF_DONE pin of the FPGA. Because
both OE and nCS pins are low, the first device in the chain recognizes it as the master
device and controls configuration. Since the slave devices’ nCS pin is fed by the
previous devices’ nCASC pin, its nCS pin is high after power-up and reset. In the slave
configuration devices, the DATA output is tri-stated and DCLK is an input. During
configuration, the master device supplies the clock through DCLK to the FPGA and to
any slave configuration devices. The EPC1 or EPC2 master device also provides the
first stream of data to the FPGA during multi-device configuration. After the EPC1 or
EPC2 master device finishes sending configuration data, it tri-states its DATA pin to
avoid contention with other configuration devices. The EPC1 or EPC2 master device
also drives its nCASC pin low, which pulls the nCS pin of the next device low. This
action signals the EPC1 or EPC2 slave device to start sending configuration data to the
FPGAs.
The EPC1 or EPC2 master device clocks all slave configuration devices until
configuration is complete. When all configuration data is transferred and the nCS pin
on the EPC1 or EPC2 master device is driven high by the FPGA’s CONF_DONE pin, the
EPC1 or EPC2 master device then goes into zero-power (idle) state. The EPC2 master
device drives DATA high and DCLK low, while the EPC1 and EPC1441 device tri-state
DATA
and drive DCLK low.
If the nCS pin on the EPC1 or EPC2 master device is driven high before all
configuration data is transferred, the EPC1 or EPC2 master device drives its OE signal
low, which in turn drives the FPGA’s nSTATUS pin low, indicating a configuration
error. Additionally, if the configuration device generates its data and detects that the
CONF
_DONE pin has not gone high, it recognizes that the FPGA has not configured
successfully. EPC1 and EPC2 devices wait for 16 DCLK cycles after the last
Figure 3. Altera FPGA Configured Using Two EPC1 or EPC2 Configuration Devices (1)
Notes to Figure 3:
(1) For more information about configuration interface connections, refer to the configuration chapter in the appropriate device handbook.
(2) The nINIT_CONF pin which is available on EPC2 devices has an internal pull-up resistor that is always active. This means an external pull-up
resistor is not required on the nINIT_CONF/nCONFIG line. The nINIT_CONF pin does not need to be connected if its functionality is not used.
If the nINIT_CONF pin is not used or unavailable, nCONFIG must be pulled to VCC either directly or through a resistor.
(3) EPC2 devices have internal programmable pull-up resistors on OE and nCS pins. If internal pull-up resistors are used, do not use external pull-up
resistors on these pins. The internal pull-up resistors are set by default in the Quartus II software. To turn off the internal pull-up resistors, check
the Disable nCS and OE pull-ups on configuration device option when you generate programming files.
VCC
GND
DCLK
DATA
nCS
OE
FPGA
MSEL
DCLK
DATA0
nSTATUS
CONF_DONE
nCONFIG
nCE
Master
Configuration
Device
Slave
Configuration
Device
DCLK
DATA
OE (3)
nCS (3)
nINIT_CONF (2)
nCASC
N.C.
nCEO
N.C.
VCC
(2)
(3)
n
相關PDF資料 |
PDF描述 |
|---|---|
| HMC08DTEN | CONN EDGECARD 16POS .100 EYELET |
| T86E227M6R3EBAS | CAP TANT 220UF 6.3V 20% 2917 |
| GRM2165C2A201JA01D | CAP CER 200PF 100V 5% NP0 0805 |
| LT1641CS8#TRPBF | IC CTRLR HOTSWAP POS VOLT 8SOIC |
| ACB105DHHD | CONN EDGECARD 210PS .05" DIP SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EPC1441PC8N | 制造商:Altera Corporation 功能描述:CONFIGURATION DEVICE 400KBIT 8DIP |
| EPC1441PI8 | 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 440Kb 8 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| EPC1441TC32 | 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 440Kb 8 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| EPC1441TC32N | 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 440Kb 8 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| EPC1441TI32 | 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 440Kb 8 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20 |
發(fā)布緊急采購，3分鐘左右您將得到回復。