參數(shù)資料
型號(hào)： EPC1441TC32
廠商： Altera
文件頁(yè)數(shù)： 14/26頁(yè)
文件大小： 0K
描述： IC CONFIG DEVICE 440KBIT 32-TQFP
產(chǎn)品培訓(xùn)模塊： Three Reasons to Use FPGA's in Industrial Designs
標(biāo)準(zhǔn)包裝： 250
系列： EPC
可編程類(lèi)型： OTP
存儲(chǔ)容量： 440kb
電源電壓： 3 V ~ 3.6 V，4.75 V ~ 5.25 V
工作溫度： 0°C ~ 70°C
封裝/外殼： 32-TQFP
供應(yīng)商設(shè)備封裝： 32-TQFP（7x7）
包裝： 托盤(pán)
其它名稱(chēng)： 544-1372
EPC1441TC32-ND
Pin Information
Page 21
Configuration Devices for SRAM-Based LUT Devices
January 2012
Altera Corporation
Pin Information
Table 20 lists the pin functions of the EPC1, EPC2, and EPC1441 devices during device
configuration.
f For more information about pin information of EPC devices, refer to the Enhanced
f For more information about pin information of EPCS devices, refer to the Serial
Table 20. EPC1, EPC2, and EPC1441 Device Pin Functions During Configuration (Part 1 of 3)
Pin Name
Pin Number
Pin Type
Description
8-Pin
PDIP (1)
20-Pin
PLCC
32-Pin
TQFP (2)
DATA
12
31
Output
Serial data output. The DATA pin connects to the DATA0 pin
of the FPGA. DATA is latched into the FPGA on the rising
edge of DCLK.
The DATA pin is tri-stated before configuration and when
the nCS pin is high. After configuration, the EPC2 device
drives DATA high, while the EPC1 and EPC1441 device
tri-state DATA.
DCLK
2
4
2
Bidirectional
Clock output when configuring with a single configuration
device or when the configuration device is the first
(master) device in a chain. Clock input for the next (slave)
configuration devices in a chain. The DCLK pin connects to
the DCLK pin of the FPGA.
Rising edges on DCLK increment the internal address
counter and present the next bit of data on the DATA pin.
The counter is incremented only if the OE input is held
high, the nCS input is held low, and all configuration data
has not been transferred to the target device.
After configuration or when OE is low, the EPC1, EPC2 and
EPC1441 device drive DCLK low.
OE
387
Open-drain
bidirectional
Output enable (active high) and reset (active low). The OE
pin connects to the nSTATUS pin of the FPGA.
A low logic level resets the address counter. A high logic
level enables DATA and the address counter to count. If this
pin is low (reset) during configuration, the internal
oscillator becomes inactive and DCLK drives low. For more
The OE pin has an internal programmable 1-k
resistor in
EPC2 devices. If internal pull-up resistors are used, do not
use external pull-up resistors on these pins. You can
disable the internal pull-up resistors through the Disable
nCS
and OE pull-ups on configuration device option.
相關(guān)PDF資料
PDF描述
GCB45DHAR CONN EDGECARD 90POS R/A .050 SLD
ABM28DTMS-S189 CONN EDGECARD 56POS R/A .156 SLD
ACM25DRMT-S288 CONN EDGECARD EXTEND 50POS 0.156
VI-221-CX CONVERTER MOD DC/DC 12V 75W
1250L2X5 BATTERY PK S-HD 15.0V D SZ ZINC
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPC1441TC32N 功能描述:FPGA-配置存儲(chǔ)器 IC - Ser. Config Mem Flash 440Kb 8 MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC1441TI32 功能描述:FPGA-配置存儲(chǔ)器 IC - Ser. Config Mem Flash 440Kb 8 MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC1441TI32N 功能描述:FPGA-配置存儲(chǔ)器 IC - Ser. Config Mem Flash 440Kb 8 MHz RoHS:否 制造商:Altera Corporation 存儲(chǔ)類(lèi)型:Flash 存儲(chǔ)容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PLCC-20
EPC-15 制造商:Curtis Industries 功能描述: 制造商:Curtis Industries 功能描述:Conn Barrier Strip 15 POS 9.52mm Solder ST Thru-Hole 15A
EPC15MSIO128 制造商:RadiSys 功能描述:EPC15-MSIO-128
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*