- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄19907 > EPC16UC88N (Altera)IC CONFIG DEVICE 16MBIT 88-UBGA PDF資料下載
參數(shù)資料
| 型號： | EPC16UC88N |
| 廠商： | Altera |
| 文件頁數(shù)： | 15/36頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC CONFIG DEVICE 16MBIT 88-UBGA |
| 產(chǎn)品培訓模塊： | Three Reasons to Use FPGA's in Industrial Designs |
| 標準包裝： | 105 |
| 系列： | EPC |
| 可編程類型： | 系統(tǒng)內(nèi)可編程 |
| 存儲容量： | 16Mb |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | 0°C ~ 70°C |
| 封裝/外殼： | 88-LFBGA |
| 供應商設備封裝： | 88-UBGA（11x8） |
| 包裝： | 托盤 |
| 產(chǎn)品目錄頁面： | 604 (CN2011-ZH PDF) |
| 其它名稱： | 544-1374 EPC16UC88N-ND |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
Page 22
Pin Description
Enhanced Configuration (EPC) Devices Datasheet
January 2012
Altera Corporation
Pin Description
interface pins, external flash interface pins, JTAG interface pins, and other pins.
Table 8. Configuration Interface Pins
Pin Name
Pin Type
Description
DATA[7..0]
Output
Configuration data output bus. DATA changes on each falling edge of DCLK . DATA
is latched into the FPGA on the rising edge of DCLK.
DCLK
Output
The DCLK output pin from the EPC device serves as the FPGA configuration clock.
DATA
is latched by the FPGA on the rising edge of DCLK.
nCS
Input
The nCS pin is an input to the EPC device and is connected to the FPGA’s
CONF
_DONE signal for error detection after all configuration data is transmitted to
the FPGA. The FPGA will always drive nCS and OE low when nCONFIG is asserted.
This pin contains a programmable internal weak pull-up resistor of 6 K
that can
be disabled or enabled in the Quartus II software through the Disable nCS and
OE pull-ups on configuration device option.
nINIT_CONF
Open-Drain Output
The nINIT_CONF pin can be connected to the nCONFIG pin on the FPGA to
initiate configuration from the EPC device using a private JTAG instruction. This
pin contains an internal weak pull-up resistor of 6K
that is always active. The
INIT
_CONF pin does not need to be connected if its functionality is not used. If
n
INIT
_CONF is not used, nCONFIG must be pulled to VCC either directly or
through a pull-up resistor.
OE
Open-Drain
Bidirectional
This pin is driven low when POR is not complete. A user-selectable 2-ms or
100-ms counter holds off the release of OE during initial power up to permit
voltage levels to stabilize. POR time can be extended by externally holding OE low.
OE
is connected to the FPGA nSTATUS signal. After the EPC device controller
releases OE, it waits for the nSTATUS-OE line to go high before starting the FPGA
configuration process. This pin contains a programmable internal weak pull-up
resistor of 6 K
that can be disabled or enabled in the Quartus II software
through the Disable nCS and OE pull-ups on configuration device option.
相關PDF資料 |
PDF描述 |
|---|---|
| LTC4301IDD#TR | IC BUFFER BUS HOTSWAP 2WR 8DFN |
| AGM22DTBH | CONN EDGECARD 44POS R/A .156 SLD |
| AYM22DTBD | CONN EDGECARD 44POS R/A .156 SLD |
| V48C8H100BF2 | CONVERTER MOD DC/DC 8V 100W |
| ASM22DTBD | CONN EDGECARD 44POS R/A .156 SLD |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| EPC16UI88AA | 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| EPC16UI88N | 功能描述:FPGA-配置存儲器 IC - Ser. Config Mem Flash 16Mb 33 MHz RoHS:否 制造商:Altera Corporation 存儲類型:Flash 存儲容量:1.6 Mbit 工作頻率:10 MHz 電源電壓-最大:5.25 V 電源電壓-最小:3 V 電源電流:50 uA 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:PLCC-20 |
| EPC16XXX | 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:2. Enhanced Configuration Devices (EPC4, EPC8 & EPC16) Data Sheet |
| EPC17 | 制造商:TDK 制造商全稱:TDK Electronics 功能描述:Ferrite Cores For Power Supply and Signal Transformer EPC Cores |
| EPC-17 | 制造商:Curtis Industries 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復。