<var id="x7ndr"><pre id="x7ndr"></pre></var>
<big id="x7ndr"><tr id="x7ndr"></tr></big>
<form id="x7ndr"><tr id="x7ndr"></tr></form>
<dfn id="x7ndr"><label id="x7ndr"><acronym id="x7ndr"></acronym></label></dfn>
            
    
    
    參數(shù)資料
    型號: EPF6010ATI100-2N
    廠商: Altera
    文件頁數(shù): 1/52頁
    文件大小: 0K
    描述: IC FLEX 6000 FPGA 10K 100-TQFP
    產(chǎn)品培訓(xùn)模塊: Three Reasons to Use FPGA's in Industrial Designs
    標準包裝: 270
    系列: FLEX 6000
    LAB/CLB數(shù): 88
    邏輯元件/單元數(shù): 880
    輸入/輸出數(shù): 71
    門數(shù): 10000
    電源電壓: 3 V ~ 3.6 V
    安裝類型: 表面貼裝
    工作溫度: -40°C ~ 100°C
    封裝/外殼: 100-TQFP
    供應(yīng)商設(shè)備封裝: 100-TQFP(14x14)
    Altera Corporation
    1
    FLEX 6000
    Programmable Logic
    Device Family
    March 2001, ver. 4.1
    Data Sheet
    A-DS-F6000-04.1
    Features...
    Provides an ideal low-cost, programmable alternative to high-
    volume gate array applications and allows fast design changes
    during prototyping or design testing
    Product features
    Register-rich, look-up table- (LUT-) based architecture
    OptiFLEX architecture that increases device area efficiency
    Typical gates ranging from 5,000 to 24,000 gates (see Table 1)
    Built-in low-skew clock distribution tree
    100% functional testing of all devices; test vectors or scan chains
    are not required
    System-level features
    In-circuit reconfigurability (ICR) via external configuration
    device or intelligent controller
    5.0-V devices are fully compliant with peripheral component
    interconnect Special Interest Group (PCI SIG) PCI Local Bus
    Specification, Revision 2.2
    Built-in Joint Test Action Group (JTAG) boundary-scan test
    (BST) circuitry compliant with IEEE Std. 1149.1-1990, available
    without consuming additional device logic
    –MultiVoltTM I/O interface operation, allowing a device to bridge
    between systems operating at different voltages
    Low power consumption (typical specification less than 0.5 mA
    in standby mode)
    3.3-V devices support hot-socketing
    Note:
    (1)
    The embedded IEEE Std. 1149.1 JTAG circuitry adds up to 14,000 gates in addition to the listed typical gates.
    Table 1. FLEX 6000 Device Features
    Feature
    EPF6010A
    EPF6016
    EPF6016A
    EPF6024A
    Typical gates (1)
    10,000
    16,000
    24,000
    Logic elements (LEs)
    880
    1,320
    1,960
    Maximum I/O pins
    102
    204
    171
    218
    Supply voltage (VCCINT)
    3.3 V
    5.0 V
    3.3 V
    相關(guān)PDF資料
    PDF描述
    EPF6010ATI100-2 IC FLEX 6000 FPGA 10K 100-TQFP
    A3P400-2FG144 IC FPGA 1KB FLASH 400K 144-FBGA
    AT27C040-90JU IC OTP 4MBIT 90NS 32PLCC
    A3P400-2FGG144 IC FPGA 1KB FLASH 400K 144-FBGA
    M1A3P400-2FGG144 IC FPGA 1KB FLASH 400K 144-FBGA
    相關(guān)代理商/技術(shù)參數(shù)
    參數(shù)描述
    EPF6016 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family
    EPF6016A 制造商:ALTERA 制造商全稱:Altera Corporation 功能描述:Programmable Logic Device Family
    EPF6016AFC100-1 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 6000 132 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EPF6016AFC100-2 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 6000 132 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    EPF6016AFC100-3 功能描述:FPGA - 現(xiàn)場可編程門陣列 FPGA - Flex 6000 132 LABs 81 IOs RoHS:否 制造商:Altera Corporation 系列:Cyclone V E 柵極數(shù)量: 邏輯塊數(shù)量:943 內(nèi)嵌式塊RAM - EBR:1956 kbit 輸入/輸出端數(shù)量:128 最大工作頻率:800 MHz 工作電源電壓:1.1 V 最大工作溫度:+ 70 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:FBGA-256
    <dd id="i8n9s"></dd>
    <i id="i8n9s"><label id="i8n9s"><dfn id="i8n9s"></dfn></label></i>
  • <menuitem id="i8n9s"><label id="i8n9s"></label></menuitem>
    <code id="i8n9s"></code>
  • <menuitem id="i8n9s"></menuitem>
  • <dfn id="i8n9s"></dfn>
    <code id="i8n9s"><label id="i8n9s"><ul id="i8n9s"></ul></label></code>
    <tfoot id="i8n9s"><thead id="i8n9s"><th id="i8n9s"></th></thead></tfoot>