參數(shù)資料
型號(hào): EPM7032AETI44-7
廠商: Altera
文件頁(yè)數(shù): 18/64頁(yè)
文件大?。?/td> 0K
描述: IC MAX 7000 CPLD 32 44-TQFP
產(chǎn)品變化通告: Bond Wire Change 4/Sept/2008
標(biāo)準(zhǔn)包裝: 480
系列: MAX® 7000A
可編程類(lèi)型: 系統(tǒng)內(nèi)可編程
最大延遲時(shí)間 tpd(1): 7.5ns
電壓電源 - 內(nèi)部: 3 V ~ 3.6 V
邏輯元件/邏輯塊數(shù)目: 2
宏單元數(shù): 32
門(mén)數(shù): 600
輸入/輸出數(shù): 36
工作溫度: -40°C ~ 85°C
安裝類(lèi)型: 表面貼裝
封裝/外殼: 44-TQFP
供應(yīng)商設(shè)備封裝: 44-TQFP(10x10)
包裝: 托盤(pán)
產(chǎn)品目錄頁(yè)面: 604 (CN2011-ZH PDF)
其它名稱(chēng): 544-1181
Altera Corporation
25
MAX 7000A Programmable Logic Device Data Sheet
Open-Drain Output Option
MAX 7000A devices provide an optional open-drain (equivalent to
open-collector) output for each I/O pin. This open-drain output enables
the device to provide system-level control signals (e.g., interrupt and
write enable signals) that can be asserted by any of several devices. This
output can also provide an additional wired-OR plane.
Open-drain output pins on MAX 7000A devices (with a pull-up resistor to
the 5.0-V supply) can drive 5.0-V CMOS input pins that require a high
VIH. When the open-drain pin is active, it will drive low. When the pin is
inactive, the resistor will pull up the trace to 5.0 V to meet CMOS VOH
requirements. The open-drain pin will only drive low or tri-state; it will
never drive high. The rise time is dependent on the value of the pull-up
resistor and load impedance. The IOL current specification should be
considered when selecting a pull-up resistor.
Programmable Ground Pins
Each unused I/O pin on MAX 7000A devices may be used as an
additional ground pin. In EPM7128A and EPM7256A devices, utilizing
unused I/O pins as additional ground pins requires using the associated
macrocell. In MAX 7000AE devices, this programmable ground feature
does not require the use of the associated macrocell; therefore, the buried
macrocell is still available for user logic.
Slew-Rate Control
The output buffer for each MAX 7000A I/O pin has an adjustable output
slew rate that can be configured for low-noise or high-speed performance.
A faster slew rate provides high-speed transitions for high-performance
systems. However, these fast transitions may introduce noise transients
into the system. A slow slew rate reduces system noise, but adds a
nominal delay of 4 to 5 ns. When the configuration cell is turned off, the
slew rate is set for low-noise performance. Each I/O pin has an individual
EEPROM bit that controls the slew rate, allowing designers to specify the
slew rate on a pin-by-pin basis. The slew rate control affects both the rising
and falling edges of the output signal.
相關(guān)PDF資料
PDF描述
EPM3064ATI100-10 IC MAX 3000A CPLD 64 100-TQFP
MAX15006AATT/V+T IC REG LDO 3.3V 50MA 6-TDFN
LTC1647-2CS8#TR IC CONTROLLER HOTSWAP DUAL 8SOIC
MAX15007BASA+T IC REG LDO 5V 50MA 8-SOIC
VE-2WZ-CY-F2 CONVERTER MOD DC/DC 2V 20W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
EPM7032AETI44-7N 功能描述:CPLD - 復(fù)雜可編程邏輯器件 CPLD - MAX 7000 32 Macro 36 IOs RoHS:否 制造商:Lattice 系列: 存儲(chǔ)類(lèi)型:EEPROM 大電池?cái)?shù)量:128 最大工作頻率:333 MHz 延遲時(shí)間:2.7 ns 可編程輸入/輸出端數(shù)量:64 工作電源電壓:3.3 V 最大工作溫度:+ 90 C 最小工作溫度:0 C 封裝 / 箱體:TQFP-100
EPM7032B 制造商:ALTERA 制造商全稱(chēng):Altera Corporation 功能描述:Programmable Logic Device
EPM7032BLC44-3 功能描述:IC MAX 7000 CPLD 32 44-PLCC RoHS:否 類(lèi)別:集成電路 (IC) >> 嵌入式 - CPLD(復(fù)雜可編程邏輯器件) 系列:MAX® 7000B 標(biāo)準(zhǔn)包裝:24 系列:CoolRunner II 可編程類(lèi)型:系統(tǒng)內(nèi)可編程 最大延遲時(shí)間 tpd(1):7.1ns 電壓電源 - 內(nèi)部:1.7 V ~ 1.9 V 邏輯元件/邏輯塊數(shù)目:24 宏單元數(shù):384 門(mén)數(shù):9000 輸入/輸出數(shù):173 工作溫度:0°C ~ 70°C 安裝類(lèi)型:表面貼裝 封裝/外殼:208-BFQFP 供應(yīng)商設(shè)備封裝:208-PQFP(28x28) 包裝:托盤(pán)
EPM7032BLC44-5 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述:
EPM7032BLC44-7 制造商:Rochester Electronics LLC 功能描述: 制造商:Altera Corporation 功能描述: